On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré

Size: px
Start display at page:

Download "On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré"

Transcription

1 On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré Yinyan Wang and Patrick Hassell Electronic Packaging Services, Ltd. Co. 430 Tenth Street, Suite S002 Atlanta, Georgia Phone: Fax: Abstract The thermally induced warpage of electronic substrates is a significant concern in manufacturing processes. The ability to evaluate substrate behavior with respect to temperature is particularly important to manufacturing engineers. Previous measurement of thermally induced warpage on Printed Circuit Boards (PCBs) 1 using general Shadow Moiré cannot provide enough sensitivity for modern electronic substrates and packages. Today s chip-carrier substrates and packages have tighter flatness requirements than the older through-hole connection designs. A successful application of the phase-stepping technique to general Shadow Moiré is reported in this paper. This application has made fringe pattern analysis fully automated and significantly increased the effective sensitivity of the analysis. Key words: Thermal Warpage, Ball Grid Array, Electronic Substrates, Shadow Moiré Method, and Phase-Stepping Technique. 1. Introduction and Background Thermally induced warpage of printed circuit boards and components can cause significant production and reliability problems. Symptoms of adverse warpage include damaged and misregistered components, solder paste bridging and opens, cracked solder joints, and production line jams. Thermally induced warpage is most prevalent during high temperature manufacturing processes, such as reflow soldering, and during cycling operation, such as the powering on and off of a computer. As substrate designs strive to incorporate finer lines, higher component densities, and thinner cross-sections, the relative impact of warped boards and components is increased. Traditional means for measuring warpage have been limited to pre-process and post-process inspections. The ability to evaluate in-process warpage was not possible until recently. In 1989, a group of industrial sponsors initiated research which resulted in a novel approach to substrate warpage measurement with respect to temperature in real-time using general Shadow Moiré technique 2. Originally applied to larger area substrates, primarily PCBs, this technology was used to evaluate thermomechanical behavior on a global (such as whole board) basis. With the introduction of advanced packaging systems (especially the Ball Grid Array (BGA)), to mainstream manufacturing, a second order of warpage concerns for electronic packages and assemblies was created. Component packages and substrates also have design specific warpage behaviors induced by temperature. The ability to evaluate advanced package designs at temperature was important for both reliability and interconnect purposes. The warpage of a BGA is usually on the order of dozens of micrometers. It is necessary to find a suitable measuring method that has adequate sensitivity to detect this magnitude of deformation. The previous on-line thermal warpage system is based on general Shadow Moiré method. Since the technique does not have enough sensitivity, for the deformation of BGAs, the resulting fringes will be too sparse to obtain enough relevant information to analyze. If high sensitivity methods, such as Twyman-Green interferometry and The International Journal of Microcircuits and Electronic Packaging, Volume 21, Number 2, Second Quarter 1998 (ISSN ) 191

2 Intl. Journal of Microcircuits and Electronic Packaging ESPI (Electronic Speckle Pattern Interferometry) are applied to measure the warpage of BGAs, the resulting fringe density is very high and it is often difficult to analyze. For example, if the maximum out-of-plane deformation of a BGA is 25µm, and the size of the sample is 27 mm x 27 mm, there will be approximately 80 fringes in the field. Analyzing this number of fringes can be prone to error since the local surface irregularities will affect the useful global deformation data extraction. In this paper, phase-stepping technique is applied to automatically analyze fringe pattern images of BGAs obtained from Shadow Moiré during a simulated reflow process. The sensitivity of the fringe analysis has been increased significantly compared with the traditional fringe center counting methodology. 2. Shadow Moiré Method Np w = tan α + tan β Where w is the out-of-plane displacement, N represents the fringe order, p is the pitch of the grating, V is the illumination angle, and b is the observation angle. The displacement that each fringe represents is equal to the pitch (p) of the grating if the illumination angle a is 45 and the observation angle b is 0 as it is sketched in Figure 1. In equation (1), w is the out-of-plane displacement and N is the fringe order. Traditionally, the value of the out-of-plane displacement at an interested point in the field is determined by counting the fringe order at that point from a selected reference point. Interpolation is generally necessary since the point does not always fall onto a fringe center. The accuracy of the fringe counting is about 20 percent of a fringe value and the finest displacement that the general Shadow Moiré technique can practically reach is 25 lm. (1) Shadow Moiré method is an optical method that measures the topography of the surface of a solid object, such as its deviation from a planar surface 3,4. Figure 1 illustrates a schematic of Shadow Moiré technique. A reference grating, which is comprised of transparent and opaque equal spaces on a flat glass substrate, is positioned above the surface of the sample. When the light (white light) illuminates the grating, it projects the shadow of the grating onto the surface of the sample. The shadow of the grating is distorted due to the warpage of the sample. Moiré fringes are then generated by the geometric interference of the shadow grating and the real reference grating. Fringes are commonly viewed at an angle normal to the surface of the grating. Fringes are lines composed by the points along the sample having equal distance between the grating and the surface of the sample. 3. Phase-Stepping Technique It has been shown that the fringes produced by Shadow Moiré are equal value lines of the distance between the sample surface and the grating (refer to Figure 1). When the grating is translated (zaxis) closer to or further from the sample surface, a given fringe will move towards a lower order or higher order, respectively. When the grating is translated a distance of p away from the sample, the fringe will shift up one complete fringe. When the grating is translated a distance of fractional p, the fringe will shift a fractional fringe space. Phase-stepping technique uses multiple fringe patterns that are shifted at a certain amount to obtain fine fractional fringe orders. The sensitivity of the fringe pattern image analysis is increased significantly by the technique. One important advantage of the technique is that the direction of the warpage is automatically determined due to the nature of the fringe shifting. The distribution of light intensity of a fringe pattern image obtained from Shadow Moiré can be approximated by a sinusoidal function 5, I = I o + A cos [w (y)] (2) Figure 1. Schematic of Shadow Moiré. When the surface of the sample deviates from a flat plane or is not parallel to the grating, the fringe density is high, otherwise, the fringes are sparse. From the governing equation of Shadow Moiré, where I is the light intensity, I o is the background light, A is the modulation of the fringe, and w is the phase term. The fringe number N is simply equal to w/2o, therefore, finding out the fringe number N is to determine the phase term w in equation (2). The phase term w is determined by taking a number of fringe pattern images, shifting the fringe pattern image a certain amount for each acquisition, and applying a least squares algorithm 6-9 to solve for the unknowns of equation (2). A minimum of three images is necessary since there are three unknowns, the background light I o, the modulation of the fringes A, and the phase w. It is noted that among the three unknowns, only w needs to be solved explicitly. In general, the more images that are taken, the less error that is seen 192

3 On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré due to the shifting system 9. However, in practice, the less images taken, the greater the data acquisition rate and the lower the required storage memory. During on-line measurement of thermally induced warpage of BGAs, the sample is heated according to the designated temperature profile that simulates the manufacturing reflow process. The fringe pattern images need to be recorded as quickly as possible. Three steps of fringe shifting are used in this application. Considering that the three-step technique is sensitive to shifting error, a calibration is performed for the test 5. Equation (3) describes the three phase-shifted fringe patterns. CCD camera records each image after the grating is translated one third of one fringe cycle. I I I = I o = I = I o o + Acos[ y)] 2π + Acos[ y) ] 3 4π + Acos[ y) ] 3 The phase term w (y) is thereby determined by the following relation, 3( I2 I3) y) = arctan (2I1 I 2 I3) (4) Due to the nature of arc tangent calculation, w (y) can only be determined in the range 0 to 2o. An unwrapping process removes the phase ambiguities. Figure 2(a) shows the fringe pattern image of the wrapped phase of a BGA, Figure 2(b) shows comparison of the contours obtained from the phase-stepping technique and the original fringe pattern image, and Figure 2(c) illustrates a contour plot in which the contour interval is 12.7 lm. From the resulting data matri a contour map can be plotted with a designated contour interval. When the contour interval is set at the level that equals the displacement of one fringe order, the plotted contour lines should fall on the fringe centers if the phase calculation is accurate (see Figure 2(b)). The contour plot reveals the fine features of the sample with fine intervals in Figure 2(c). Such fine features cannot be obtained if traditional fringe counting methodology is used to analyze the fringe pattern image data. (3) Figure 2. Wrapped fringe pattern obtained in phase-stepping technique and the resulting contours. 4. Applications 4.1. System for On-Line Measurement of Thermally Induced Warpage of BGAs Figure 3 shows the system that has been used for the on-line measurement of thermally induced warpage of BGAs. The system was developed in the Advanced Electronic Packaging Laboratory at the Georgia Institute of Technology 1. The heating system is capable of simulating a variety of soldering processes, such as wave soldering and infrared reflow soldering. The optical grating is set on a stage that is driven by a computer controlled stepper-motor. The test sample is set inside of an insulated chamber and its temperature is measured by multiple thermocouples interfaced through signal conditioning circuitry to a desktop computer. The signal of a master thermocouple is compared with a user-entered temperature profile and the heater is driven accordingly. The fringe pattern images are recorded in real-time by a CCD camera and the recorded images are analyzed at a later time. Figure 3. System of on-line measurement of thermally induced warpage of BGAs. The International Journal of Microcircuits and Electronic Packaging, Volume 21, Number 2, Second Quarter 1998 (ISSN ) 193

4 Intl. Journal of Microcircuits and Electronic Packaging 4.2. Normalization of the Sample Position The fringe pattern image obtained from Shadow Moiré technique provides a contour map of the relative distance between the surface of the sample and the fixed reference grating. The rigid body rotation and translation of the sample will not affect the warpage measurement. The fringe pattern image depends upon the relative position of the sample to the grating. Sample warpage/deformation is independent of this positioning and the resulting displacement matrix can be rotated/translated freely in space. Two ways of normalizing the sample position are presented in this work. One is a three-point rotation and the other is a best-fit plane rotation. For the three point rotation, the resulting data matrix from the phase calculation is rotated in free space so that three points (often three corners) of the sample are set to the z = 0 plane. For the best-fit plane rotation, the best-fit plane of the deformed sample is determined and set to z = 0. Figure 4(a) shows the initial fringe pattern image of a BGA, Figure 4(b) shows the 3D surface plot of the deformed BGA without position normalization, Figure 4(c) shows the surface plot with three-corner rotation, and Figure 4(d) is the surface plot with the best fit plane normalization. Figure 4. Normalization of the sample position, (a) initial fringe pattern, (b) surface plot without rotation, (c) surface plot with three-corner rotation, and (d) surface plot with best fit plane rotation On-line Measurement of a PBGA through a Heating-Cooling Cycle Figure 5 shows the results of an on-line measurement of thermally induced warpage of a Plastic Ball Grid Array (PBGA) when experiencing a heating-cooling cycle. The size of the PBGA was 27 mm x 27 mm. The tested PBGA sample was heated and cooled inside of the insulated chamber as shown in Figure 3. A designated temperature profile was followed as shown in Figure 5. The fringe pattern images were recorded at different temperature points. The temperature of the sample was monitored by two thermocouples, one of which was designated as a master. In order to ensure that the sample was heated uniformly, the temperature was held constant for about 100 seconds at each point of data acquisition. Figure 5. Thermally induced warpage of a PBGA through a heating-cooling cycle. The frequency of the grating used in the measurement was 11.8 lines per mm (300 lines per inch). The fringe sensitivity of the setup was 84.7 lm (3.33 mils) per fringe. The measurement was made on the die side (top side of the package). The data matrix of the sample was normalized through a three-point rotation. As seen from Figure 5, the sample starts with a slightly concave shape. When it is first heated, the shape of the deformation remains the same, but the magnitude increases. It is believed that the temperature differential between the substrate (higher) and the encapsulant (lower) during the initial heating is responsible for the increased magnitude of the concave bow. Between 100 C and 200 C heating, the magnitude of the warpage decreases. As temperature increases, a bimetallic strip effect (due in part to the higher CTE of the encapsulant) takes place. The more rapidly expanding encapsulant results in a reduction of concavity up to the packaging temperature (178 C). Continued heating and resulting expansion creates a convex surface on the top of the package. Internal stresses between the die and the encapsulant reach a point during heating where delamination occurs. The top surface of the package deforms to its maximum magnitude at this point. Its warpage magnitude decreases when it is cooled. Subsequent laboratory analysis confirmed that delamination had indeed occurred. There were a total of three samples tested and each behaved similarly. At peak temperature, the maximum deflection of the sample was as large as 161 lm. Potential means to improve this package behavior include performing additional evaluations on different encapsulant materials, altering the processing temperature profile, and evaluating moisture content and its relative effect. 194

5 On-Line Measurement of Thermally Induced Warpage of BGAs with High Sensitivity Shadow Moiré 4.4. Thermally Induced Warpage Analysis of a BGA and its Seating PWB A BGA (size 38 mm x 38 mm) and its seating PWB were measured independently though a simulated reflow process. For the PWB, the measurement was made on the area where the BGA was to be seated. Each sample was heated inside of the insulated chamber and the fringe pattern images were recorded at different temperature points. The fringe sensitivity was again configured for 84.7 lm (3.33 mils) per fringe. At peak temperature of 225 C, the PWB was bowed downward while the BGA substrate was bowed upward. The maximum gap between the two substrates was found to be as large as 428 lm. Figure 6 plots the deformed BGA and PWB at the peak temperature. Each sample has first been normalized through the best-fit plane rotation, and then the BGA has been moved up along the z-axis so that there is no overlap between the BGA and the PWB. Figure 6(b) shows a 2D plot of the deformed samples along one diagonal (from top-left to bottom-right corners). The maximum gap is the difference between the maximum z-value of the BGA and the minimum z-value of the PWB. Such a large gap between the interconnect points of the BGA and its seating PWB due to their respective thermally induced warpages is very likely to create problems during reflow processing. In this particular example, in-process warpage evaluation revealed that the magnitude of the package deformation in combination with the seating plane deformation was causing a bridging defect. At peak temperature, liquidous solder balls had elongated in the interior regions to maintain contact between the package and the pad on the PWB substrate. The convex shape of the package substrate along with the concave shape of the PWB seating plane caused the majority of the solder connections to pull the component towards the PWB board. This pulling force was being supported by very few solder balls on the corners of the package. The compressive forces on these few solder balls was great enough to cause one or more to increase in diameter to the point where it bridged to an adjacent solder ball. Upon cool-down from peak temperature to 183 C, both the package substrate and the PWB component footprint experienced a significant reduction in warpage magnitude. Good solder ball interconnect was achieved throughout the area array; however, the bridging defect had already occurred and remained. Post processing analysis showed an acceptably flat package and PWB seating plane. Insitu measurement with phase-stepping analysis was responsible for exposing the occurrence of the defect. 5. Conclusion The analysis sensitivity of Shadow Moiré fringe pattern images is increased significantly when phase-stepping technique is applied. Phase-stepping technique makes use of the grayscale information contained in the fringe pattern images so that it resolves the fractional fringe order. Since the approach divides the grayscale of the light intensity of a fringe image into 256 degrees, it can theoretically resolve the fractional fringe order to 1/256. In practice, a resolution of fringe order is widely accepted The phase-stepping analysis can be fully automated and the direction of the deformation can be automatically determined. Since the technique increases the sensitivity of the fringe pattern image analysis only, the Shadow Moiré system remains environmentally insensitive. Thermally induced warpage of BGAs and electronic substrates can be successfully measured in real-time through the system described in this work. The application of the phase-stepping technique adds more powerful features to the existing on-line thermal warpage testing system. Acknowledgments Figure 6. Thermally induced warpage of BGA and its seating PWB, (a) 3-D surface plot of the deformed BGA and PWB at peak temperature 225 C, (b) deformation along the diagonal of the BGA and the seating site of the PWB. The authors would like to express their gratitude to EPS s customers who provided samples for testing, and Mr. Sean McCarron for his help with the testing of the BGA and its seating PWB. The International Journal of Microcircuits and Electronic Packaging, Volume 21, Number 2, Second Quarter 1998 (ISSN ) References 1. M. Stiteler and C. Ume, System for Real-Time Measurements of Thermally Induced Warpage in a Simulated Infrared Soldering Environment, ASME Journal of Electronic Packaging, Vol. 119, pp. 1-7, Ifeanyi C. Ume, Method and Apparatus for Measuring Thermally Induced Warpage in Printed Wiring Boards Using Shadow Moiré, United States Patent No , February 11, F. P. Chiang, Manual on Experimental Stress Analysis, J.F. Doyle and J.W. Phillips, Editors, SEM, Connecticut, Chapter 6, pp , D. Post, B. Han, and P. Ifju, High Sensitivity Moiré, Springer- Verlag, New York, Y. Wang and P. Hassell, Measurement of Thermal Deforma- 195

6 Intl. Journal of Microcircuits and Electronic Packaging tion of BGA Using Phase-shifting Shadow Moiré, Electronic/ Numerical Mechanics in Electronic Packaging, Volume II, pp , Society for Experimental Mechanics, Inc., G. Lai and T. Yatagai, Generalized Phase-Shifting Interferometry, Journal of Optical Society of America A, Vol. 8, No. 5, pp , J. E. Greivenkamp, Generalized Data Reduction for Heterodyne Interferometry, Optical Engineering,Vol. 23, No. 4, pp , C. J. Morgan, Least-Squares Estimation in Phase-Measurement Interferometry, Optics Letters, Vol. 7, No. 8, pp , K. Creath, Progress in Optics, Elsevier Science Publishers B.V., New York, Vol. 26, Chapter. 5, pp , J. L. Sullivan, Phase Stepped Fraction Moiré, Experimental Mechanics, Vol. 31, pg. 373, M. Chang and C. S. Ho, Phase-Measuring Profilometry Using Sinusoidal Grating, Experimental Mechanics, Vol. 33, pg. 117, M. Chang, C. P. Hu, P. Lam, and J.C. Wyant, High Precision Deformation Measurement by Digital Phase Shifting Holographic Interferometry, Applied Optics, Vol. 24, pg. 3780, About the authors Yinyan Wang obtained a Master Degree in Engineering Mechanics at Tianjin University (P.R. China) and a Ph.D. Degree in Mechanical Engineering at State University of New York at Stony Brook. She joined the staff of Electronic Packaging Services, Ltd. Co. as Director of Technology in April Her principal fields of research include advanced optical methods for experimental mechanics and their applications to engineering problems. Patrick Hassell is a co-founder and current Director of Business Development for Electronic Packaging Services, (EPS), Ltd. Co. in Atlanta, Georgia. His three-year tenure at EPS has been focused on effective transfer and commercialization of the Company s core technology developed at Georgia Tech s Advanced Electronic Packaging Laboratory. Mr. Hassell holds a Bachelor of Science in Engineering from the University of Virginia, and an M.B.A with a focus in Management of Technology from the Dupree School of Management at Georgia Tech. 196

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu

314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY Wei Tan, I. Charles Ume, Ying Hung, and C. F. Jeff Wu 314 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 33, NO. 2, MAY 2010 Effects of Warpage on Fatigue Reliability of Solder Bumps: Experimental and Analytical Studies Wei Tan, I. Charles Ume, Ying Hung,

More information

Impact of BGA Warpage on Quality. Mike Varnau

Impact of BGA Warpage on Quality. Mike Varnau Impact of BGA Warpage on Quality Mike Varnau 5-11-06 Contents What is a Ball in Cup Failure Case Study Background Problem Identification Solution Results Assembly Related Factors Causing Ball in Cup Component

More information

FEM Analysis on Mechanical Stress of 2.5D Package Interposers

FEM Analysis on Mechanical Stress of 2.5D Package Interposers Hisada et al.: FEM Analysis on Mechanical Stress of 2.5D Package Interposers (1/8) [Technical Paper] FEM Analysis on Mechanical Stress of 2.5D Package Interposers Takashi Hisada, Toyohiro Aoki, Junko Asai,

More information

Warpage Studies of Printed Circuit Boards with Shadow Moiré and Simulations

Warpage Studies of Printed Circuit Boards with Shadow Moiré and Simulations Warpage Studies of Printed Circuit Boards with Shadow Moiré and Simulations Sim Jui Oon, Khai Shiang Tan, Teck Yong Tou, Seong Shan Yap Faculty of Engineering, Multimedia University, Cyberjaya, Malaysia

More information

Deformation of solder joint under current stressing and numerical simulation II

Deformation of solder joint under current stressing and numerical simulation II International Journal of Solids and Structures 41 (2004) 4959 4973 www.elsevier.com/locate/ijsolstr Deformation of solder joint under current stressing and numerical simulation II Hua Ye *, Cemal Basaran,

More information

Woon-Seong Kwon Myung-Jin Yim Kyung-Wook Paik

Woon-Seong Kwon   Myung-Jin Yim Kyung-Wook Paik Woon-Seong Kwon e-mail: wskwon@kaist.ac.kr Myung-Jin Yim Kyung-Wook Paik Department of Materials Science and Engineering Korea Advanced Institute of Science and Technology Daejon 305-701, Korea Suk-Jin

More information

Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC)

Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC) Prediction of Encapsulant Performance Toward Fatigue Properties of Flip Chip Ball Grid Array (FC-BGA) using Accelerated Thermal Cycling (ATC) ZAINUDIN KORNAIN 1, AZMAN JALAR 2,3, SHAHRUM ABDULLAH 3, NOWSHAD

More information

Thermal Measurement and Simulation of the Component Rework Profile Temperature

Thermal Measurement and Simulation of the Component Rework Profile Temperature Thermal Measurement and Simulation of the Component Rework Profile Temperature J.T. Nurminen Oulu University of Applied Sciences, School of Engineering, Oulu, Finland janne.nurminen@osao.fi Abstract In

More information

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK

TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK vii TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF TABLES LIST OF FIGURES LIST OF ABBREVIATIONS LIST OF SYMBOLS ii iii iv v vi vii

More information

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints

Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints Cyclic Bend Fatigue Reliability Investigation for Sn-Ag-Cu Solder Joints F.X. Che* 1, H.L.J. Pang 2, W.H. Zhu 1 and Anthony Y. S. Sun 1 1 United Test & Assembly Center Ltd. (UTAC) Packaging Analysis &

More information

Coordinate Measurement Machine

Coordinate Measurement Machine Inspection Tools Coordinate Measurement Machine Application: Measure distance, radius, diameter, and Z-height Stage dimensions: Objectives: 0.5X, 2.5X Variable zoom Units: US Standard, Metric Contact:

More information

Chapter 5: Ball Grid Array (BGA)

Chapter 5: Ball Grid Array (BGA) Chapter 5: Ball Grid Array (BGA) 5.1 Development of the Models The following sequence of pictures explains schematically how the FE-model of the Ball Grid Array (BGA) was developed. Initially a single

More information

1 INTRODUCTION 2 SAMPLE PREPARATIONS

1 INTRODUCTION 2 SAMPLE PREPARATIONS Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using

More information

Tools for Thermal Analysis: Thermal Test Chips Thomas Tarter Package Science Services LLC

Tools for Thermal Analysis: Thermal Test Chips Thomas Tarter Package Science Services LLC Tools for Thermal Analysis: Thermal Test Chips Thomas Tarter Package Science Services LLC ttarter@pkgscience.com INTRODUCTION Irrespective of if a device gets smaller, larger, hotter or cooler, some method

More information

Shorter Field Life in Power Cycling for Organic Packages

Shorter Field Life in Power Cycling for Organic Packages Shorter Field Life in Power Cycling for Organic Packages S. B. Park e-mail: sbpark@binghamton.edu Izhar Z. Ahmed Department of Mechanical Engineering, State University of New York at Binghamton, Binghamton,

More information

MICROCSP is an ADI wafer level chip scale package, the

MICROCSP is an ADI wafer level chip scale package, the IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 28, NO. 3, SEPTEMBER 2005 441 Effect of Geometry and Temperature Cycle on the Reliability of WLCSP Solder Joints Satish C. Chaparala, Brian

More information

Displacement and Strain Measurement Using Gratings

Displacement and Strain Measurement Using Gratings Presentation at CSC015 Chung Yuan Christian University March 0-1 Grating, Moire, and Speckle Methods for Measuring Displacement, Shape, Slope, and Curvature Fu-pen Chiang SUNY Distinguished Professor &

More information

BALL GRID ARRAY REWORK TRAINING CERTIFICATION TEST (DVD-96C) v.2

BALL GRID ARRAY REWORK TRAINING CERTIFICATION TEST (DVD-96C) v.2 This test consists of twenty multiple-choice questions. All questions are from the video: Ball Grid Array Rework (DVD-96C). Each question has only one most correct answer. Circle the letter corresponding

More information

Reliability analysis of different structure parameters of PCBA under drop impact

Reliability analysis of different structure parameters of PCBA under drop impact Journal of Physics: Conference Series PAPER OPEN ACCESS Reliability analysis of different structure parameters of PCBA under drop impact To cite this article: P S Liu et al 2018 J. Phys.: Conf. Ser. 986

More information

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias

Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias As originally published in the IPC APEX EXPO Conference Proceedings. Simulation of the Influence of Manufacturing Quality on Thermomechanical Stress of Microvias Yan Ning, Michael H. Azarian, and Michael

More information

Temperature Cycling Analysis of Lead-Free Solder Joints in Electronic Packaging

Temperature Cycling Analysis of Lead-Free Solder Joints in Electronic Packaging Temperature Cycling Analysis of Lead-Free Solder Joints in Electronic Packaging Shan Li a,*, Zhenyu Huang a and Jianfeng Wang a,shaowu Gao b a Intel (Shanghai) Technology Development Ltd., Shanghai, China

More information

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1

The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 Ročník 2012 Číslo VI The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 1 Department of Microelectronics, Faculty of Electrical Engineering and

More information

Key words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution

Key words Lead-free solder, Microelectronic packaging, RF packaging, RoHS compliant, Solder joint reliability, Weibull failure distribution Solder Joint Reliability Assessment for a High Performance RF Ceramic Package Paul Charbonneau, Hans Ohman, Marc Fortin Sanmina Corporation 500 Palladium Dr. Ottawa, Ontario K2V 1C2 Canada Ph: 613-886-6000;

More information

Advanced testing using real life evaluation and statistical data analysis

Advanced testing using real life evaluation and statistical data analysis Advanced testing using real life evaluation and statistical data analysis Jason Furlong PWB Interconnect Solutions, Inc. Ottawa, Ontario, CANADA Michael Freda Sun Microsystems, Inc. Menlo Park, California,

More information

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz

Delamination Modeling for Power Packages and Modules. Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz Delamination Modeling for Power Packages and Modules Rainer Dudek, R. Döring, S. Rzepka Fraunhofer ENAS, Micro Materials Center Chemnitz The Micro Materials Center @ Virtual Prototyping Finite Element

More information

Real-Time High Resolution X-Ray Microscopy (XM)

Real-Time High Resolution X-Ray Microscopy (XM) The Information You Need...When You Need It. Real-Time High Resolution X-Ray Microscopy (XM) Through high-resolution X-ray microscopy, we are able to non-destructively examine the internal structure of

More information

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package

Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package 2017 IEEE 67th Electronic Components and Technology Conference Drop Impact Reliability Test and Failure Analysis for Large Size High Density FOWLP Package on Package Zhaohui Chen, Faxing Che, Mian Zhi

More information

ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES

ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES As originally published in the SMTA Proceedings ADVANCED BOARD LEVEL MODELING FOR WAFER LEVEL PACKAGES Tiao Zhou, Ph.D. Southern Methodist University Dallas, TX, USA tiaoz@smu.edu Zhenxue Han, Ph.D. University

More information

Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards

Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards IPC-4821 ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Specification for Embedded Passive Device Capacitor Materials for Rigid and Multilayer Printed Boards Developed by the Embedded Component Materials

More information

Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance

Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance Steven Brinser IBM Microelectronics Abstract Thermal characterization of a semiconductor device is

More information

MIL-STD-883E METHOD THERMAL CHARACTERISTICS

MIL-STD-883E METHOD THERMAL CHARACTERISTICS THERMAL CHARACTERISTICS 1. PURPOSE. The purpose of this test is to determine the thermal characteristics of microelectronic devices. This includes junction temperature, thermal resistance, case and mounting

More information

THE demand for plastic packages has increased due to

THE demand for plastic packages has increased due to 294 IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 30, NO. 2, JUNE 2007 Predictive Model for Optimized Design Parameters in Flip-Chip Packages and Assemblies Seungbae Park, H. C. Lee,

More information

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data

Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Mechanical Simulations for Chip Package Interaction: Failure Mechanisms, Material Characterization, and Failure Data Ahmer Syed Amkor Technology Enabling a Microelectronic World Outline Effect of Chip

More information

Strain Measurement. Prof. Yu Qiao. Department of Structural Engineering, UCSD. Strain Measurement

Strain Measurement. Prof. Yu Qiao. Department of Structural Engineering, UCSD. Strain Measurement Strain Measurement Prof. Yu Qiao Department of Structural Engineering, UCSD Strain Measurement The design of load-carrying components for machines and structures requires information about the distribution

More information

A Quality Test Plan for Pb-Free Products. By Keith M. Sellers Managing Scientist NTS Baltimore

A Quality Test Plan for Pb-Free Products. By Keith M. Sellers Managing Scientist NTS Baltimore A Quality Test Plan for Pb-Free Products By Keith M. Sellers Managing Scientist NTS Baltimore Contents Background Quality Issues Quality Testing Printed Circuit Board (PCB) Analysis Printed Circuit Assembly

More information

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method

Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Reliability assessment for Cu/Low-k structure based on bump shear modeling and simulation method Abstract Bump shear is widely used to characterize interface strength of Cu/low-k structure. In this work,

More information

Next-Generation Packaging Technology for Space FPGAs

Next-Generation Packaging Technology for Space FPGAs Power Matters. Next-Generation Packaging Technology for Space FPGAs Microsemi Space Forum Russia November 2013 Raymond Kuang Director of Packaging Engineering, SoC Products Group Agenda CCGA (ceramic column

More information

On the difference between thermal cycling and thermal shock testing for board level reliability of soldered interconnections

On the difference between thermal cycling and thermal shock testing for board level reliability of soldered interconnections Microelectronics Reliability 47 (27) 444 449 www.elsevier.com/locate/microrel On the difference between thermal cycling and thermal shock testing for board level reliability of soldered interconnections

More information

Burn-in & Test Socket Workshop

Burn-in & Test Socket Workshop Burn-in & Test Socket Workshop March 2-5, 23 Hilton Phoenix East / Mesa Hotel Mesa, Arizona Sponsored By The IEEE Computer Society Test Technology Technical Council tttc COPYRIGHT NOTICE The papers in

More information

Available online at ScienceDirect. XVII International Colloquium on Mechanical Fatigue of Metals (ICMFM17)

Available online at   ScienceDirect. XVII International Colloquium on Mechanical Fatigue of Metals (ICMFM17) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 74 ( 2014 ) 165 169 XVII International Colloquium on Mechanical Fatigue of Metals (ICMFM17) Fatigue of Solder Interconnects

More information

Low Coherence Vibration Insensitive Fizeau Interferometer

Low Coherence Vibration Insensitive Fizeau Interferometer Low Coherence Vibration Insensitive Fizeau Interferometer Brad Kimbrough, James Millerd, James Wyant, John Hayes 4D Technology Corporation, 3280 E. Hemisphere Loop, Suite 146, Tucson, AZ 85706 (520) 294-5600,

More information

Thermal Resistance Measurement

Thermal Resistance Measurement Optotherm, Inc. 2591 Wexford-Bayne Rd Suite 304 Sewickley, PA 15143 USA phone +1 (724) 940-7600 fax +1 (724) 940-7611 www.optotherm.com Optotherm Sentris/Micro Application Note Thermal Resistance Measurement

More information

Reflow Soldering Processes Development Using Infrared Thermography

Reflow Soldering Processes Development Using Infrared Thermography Reflow Soldering Processes Development Using Infrared Thermography Petko Mashkov, Tamara Pencheva, and Berkant Gyoch Physics Department, University of Rousse, Bulgaria tgp@ru.acad.bg Abstract: Investigation

More information

Comparative Measurement in Speckle Interferometry using Fourier Transform

Comparative Measurement in Speckle Interferometry using Fourier Transform Egypt. J. Solids, Vol. (30), No. (2), (2007) 253 Comparative Measurement in Speckle Interferometry using Fourier Transform Nasser A. Moustafa Physics Department, Faculty of Science, Helwan University,

More information

Modal and Harmonic Response Analysis of PBGA and S-N Curve Creation of Solder Joints

Modal and Harmonic Response Analysis of PBGA and S-N Curve Creation of Solder Joints Sensors & Transducers 2013 by IFSA http://www.sensorsportal.com Modal and Harmonic Response Analysis of PBGA and S-N Curve Creation of Solder Joints 1 Yu Guo, 1 Kailin Pan, 1, 2 Xin Wang, 1, 2 Tao Lu and

More information

Impact of Uneven Solder Thickness on IGBT Substrate Reliability

Impact of Uneven Solder Thickness on IGBT Substrate Reliability Impact of Uneven Solder Thickness on IGBT Substrate Reliability Hua Lu a, Chris Bailey a, Liam Mills b a Department of Mathematical Sciences, University of Greenwich 30 Park Row, London, SE10 9LS, UK b

More information

Finite Element Analysis of Silicone Rubber Spacers Used in Automotive Engine Control Modules

Finite Element Analysis of Silicone Rubber Spacers Used in Automotive Engine Control Modules Finite Element Analysis of Silicone Rubber Spacers Used in Automotive Engine Control Modules Fereydoon Dadkhah Arlene Zahiri Delphi Electronics and Safety Kokomo, IN Abstract Silicone Rubber Spacers in

More information

Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors

Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Reliability Evaluation Method for Electronic Device BGA Package Considering the Interaction Between Design Factors Satoshi KONDO *, Qiang YU *, Tadahiro SHIBUTANI *, Masaki SHIRATORI * *Department of Mechanical

More information

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM

CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums

More information

Thermal Interface Materials (TIMs) for IC Cooling. Percy Chinoy

Thermal Interface Materials (TIMs) for IC Cooling. Percy Chinoy Thermal Interface Materials (TIMs) for IC Cooling Percy Chinoy March 19, 2008 Outline Thermal Impedance Interfacial Contact Resistance Polymer TIM Product Platforms TIM Design TIM Trends Summary 2 PARKER

More information

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages

Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages Process Modeling and Thermal/Mechanical Behavior of ACA/ACF Type Flip-Chip Packages K. N. Chiang Associate Professor e-mail: knchiang@pme.nthu.edu.tw C. W. Chang Graduate Student C. T. Lin Graduate Student

More information

Component & Board Level Cooling.

Component & Board Level Cooling. > Component & Board Level Cooling www.resheji.com (C) Flomerics Ltd 2002 Section Title Components PCBs Packages Interface Materials Heat Sinks Thermoelectric Coolers Heat Pipes Printed Circuit Boards

More information

1

1 Process methodologies for temporary thin wafer handling solutions By Justin Furse, Technology Strategist, Brewer Science, Inc. Use of temporary bonding/debonding as part of thin wafer handling processes

More information

Q-300 TCT Application Note - A-Q-300TCT-BallGridArrays-001a-EN

Q-300 TCT Application Note - A-Q-300TCT-BallGridArrays-001a-EN - A-Q-300TCT-BallGridArrays-001a-EN Thermal expansion of Ball grid arrays Introduction Electronic components are used in the automotive, communication, aerospace and other industries. Miniaturization,

More information

PRODUCT SPECIFICATION

PRODUCT SPECIFICATION 1 of 10 H 1.0 GENERAL THIS SPECIFICATION COVERS.039 INCHES VERTICAL DDR II SOCKETS WITH BLANKED / FORMED CONTACT DESIGNED FOR PRINTED WIRING BOARD TO DUAL IN-LINE MEMORY MODULE INTERCONNECTION. IN ALL

More information

A Note on Suhir s Solution of Thermal Stresses for a Die-Substrate Assembly

A Note on Suhir s Solution of Thermal Stresses for a Die-Substrate Assembly M. Y. Tsai e-mail: mytsai@mail.cgu.edu.tw C. H. Hsu C. N. Han Department of Mechanical Engineering, Chang Gung University, Kwei-Shan, Tao-Yuan, Taiwan 333, ROC A Note on Suhir s Solution of Thermal Stresses

More information

Technical Notes. Introduction. PCB (printed circuit board) Design. Issue 1 January 2010

Technical Notes. Introduction. PCB (printed circuit board) Design. Issue 1 January 2010 Technical Notes Introduction Thermal Management for LEDs Poor thermal management can lead to early LED product failure. This Technical Note discusses thermal management techniques and good system design.

More information

Dynamic behaviour of electronics package and impact reliability of BGA solder joints

Dynamic behaviour of electronics package and impact reliability of BGA solder joints Dynamic behaviour of electronics package and impact reliability of BGA solder joints Q YU1, H Kikuchil, S Ikedal, M Shiratoril, M Kakino2, N Fujiwara2 Department of Mechanical Engineering and Material

More information

Nonlinear Time and Temperature Dependent Analysis of the Lead-Free Solder Sealing Ring of a Photonic Switch

Nonlinear Time and Temperature Dependent Analysis of the Lead-Free Solder Sealing Ring of a Photonic Switch Nonlinear Time and Temperature Dependent Analysis of the Lead-Free Solder Sealing Ring of a Photonic Switch J. Lau, Z. Mei, S. Pang, C. Amsden, J. Rayner and S. Pan Agilent Technologies, Inc. 5301 Stevens

More information

TECHNICAL INFORMATION

TECHNICAL INFORMATION TECHNICAL INFORMATION THERMAL MANAGEMENT OF SURFACE MOUNTED TANTALUM CAPACITORS Ian Salisbury AVX-Kyocera Group Company Paignton, England TQ4 7ER Abstract: This paper covers thermal management of surface

More information

Copyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 31, NO. 1, MARCH Such permission of

Copyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 31, NO. 1, MARCH Such permission of Copyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 31, NO. 1, MARCH 2008. Such permission of the IEEE does not in any way imply IEEE endorsement of

More information

Extending Steinberg s Fatigue Analysis of Electronics Equipment Methodology to a Full Relative Displacement vs. Cycles Curve

Extending Steinberg s Fatigue Analysis of Electronics Equipment Methodology to a Full Relative Displacement vs. Cycles Curve Extending Steinberg s Fatigue Analysis of Electronics Equipment Methodology to a Full Relative Displacement vs. Cycles Curve Revision C By Tom Irvine Email: tom@vibrationdata.com March 13, 2013 Vibration

More information

Design of Power Electronics Reliability: A New, Interdisciplinary Approach. M.C. Shaw. September 5, 2002

Design of Power Electronics Reliability: A New, Interdisciplinary Approach. M.C. Shaw. September 5, 2002 Design of Power Electronics Reliability: A New, Interdisciplinary Approach M.C. Shaw September 5, 2002 Physics Department California Lutheran University 60 W. Olsen Rd, #3750 Thousand Oaks, CA 91360 (805)

More information

Solder Self-assembly for MEMS

Solder Self-assembly for MEMS Solder Self-assembly for MEMS Kevin F. Harsh, Ronda S. Irwin and Y. C. Lee NSF Center for Advanced Manufacturing and Packaging of Microwave, Optical and Digital Electronics, Department of Mechanical Engineering

More information

Una Metodología Para Resolver Problemas Inversos en Mecánica Experimental de Sólidos

Una Metodología Para Resolver Problemas Inversos en Mecánica Experimental de Sólidos Una Metodología Para Resolver Problemas Inversos en Mecánica Experimental de Sólidos J. F. Cárdenas-García, PhD, PE Becario Prometeo Escuela Politécnica Nacional Quito, ECUADOR 1 of 69 Outline Motivation

More information

HFM 100 Series. Thermal Conductivity Meter for measurement of insulation and construction materials.

HFM 100 Series. Thermal Conductivity Meter for measurement of insulation and construction materials. HFM 100 Series Conforms to International Standards ASTM C518, ISO 8301, and EN 12667 Thermal Conductivity Meter for measurement of insulation and construction materials. Hot Disk TPS -160 to 1000 C HFM

More information

Transient Thermal Measurement and Behavior of Integrated Circuits

Transient Thermal Measurement and Behavior of Integrated Circuits Transient Thermal Measurement and Behavior of Integrated Circuits Dustin Kendig¹*, Kazuaki Kazawa 1,2, and Ali Shakouri 2 ¹Microsanj LLC 3287 Kifer Rd, Santa Clara, CA 95051, USA ² Birck Nanotechnology

More information

Using Thermal Boundary Conditions in SOLIDWORKS Simulation to Simulate a Press Fit Connection

Using Thermal Boundary Conditions in SOLIDWORKS Simulation to Simulate a Press Fit Connection Using Thermal Boundary Conditions in SOLIDWORKS Simulation to Simulate a Press Fit Connection Simulating a press fit condition in SOLIDWORKS Simulation can be very challenging when there is a large amount

More information

THERMAL DESIGN OF POWER SEMICONDUCTOR MODULES FOR MOBILE COMMNICATION SYSYTEMS. Yasuo Osone*

THERMAL DESIGN OF POWER SEMICONDUCTOR MODULES FOR MOBILE COMMNICATION SYSYTEMS. Yasuo Osone* Nice, Côte d Azur, France, 27-29 September 26 THERMAL DESIGN OF POWER SEMICONDUCTOR MODULES FOR MOBILE COMMNICATION SYSYTEMS Yasuo Osone* *Mechanical Engineering Research Laboratory, Hitachi, Ltd., 832-2

More information

WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor

WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor WTSC144.xxx Wire Bonding Temperature Silicon Vertical Capacitor Rev 3.1 Key features Full compatible to monolithic ceramic capacitors Ultra high stability of capacitance value: Temperature ±1.5% (-55 C

More information

A Guide to Board Layout for Best Thermal Resistance for Exposed Packages

A Guide to Board Layout for Best Thermal Resistance for Exposed Packages A Guide to Board Layout for Best Thermal Resistance for Exposed Packages Table of Contents 1.0 Abstract... 2 2.0 Introduction... 2 3.0 DOE of PCB (Printed Circuit Board) Design... 2 4.0 Test Methodology...

More information

FLOW VISUALIZATION OF THE BUOYANCY-INDUCED CONVECTIVE HEAT TRANSFER IN ELECTRONICS COOLING. Carmine Sapia

FLOW VISUALIZATION OF THE BUOYANCY-INDUCED CONVECTIVE HEAT TRANSFER IN ELECTRONICS COOLING. Carmine Sapia Nice, Côte d Azur, France, 27-29 September 2006 FLOW VISUALIZATION OF THE BUOYANCY-INDUCED CONVECTIVE HEAT TRANSFER IN ELECTRONICS COOLING Carmine Sapia Department of Applied Electronics - University Roma

More information

IPC-A-610E COMMON INSPECTION ERRORS TRAINING CERTIFICATION TEST (DVD-71C) v.1

IPC-A-610E COMMON INSPECTION ERRORS TRAINING CERTIFICATION TEST (DVD-71C) v.1 This test consists of twenty multiple-choice questions. All questions are from the video: IPC-A-610E Common Inspection Errors DVD-71C). Use the supplied Answer Sheet and circle the letter or word corresponding

More information

Failure Analysis Report

Failure Analysis Report Failure Analysis Report TI Information - Selective Disclosure Device Analysis Services FA QEM-CCR-1710-00243 Customer: SERIAL SYSTEM (DSTR) Assy Site: Customer Tracking ID: Fab Site: Customer Part ID:

More information

As strong as the weakest link:

As strong as the weakest link: As strong as the weakest link: Reliability from the LED system perspective Rudi Hechfellner, Dir. Of Applications, Philips Lumileds Mark Hodapp, Senior Application Engineer, Philips Lumileds Design for

More information

3D Silicon Capacitors

3D Silicon Capacitors 3D Silicon Capacitors Integrated Passive Devices Product Line High Stability Silicon Capacitors Low Profile Silicon Capacitors High Temperature Silicon Capacitors Xtreme Temperature Silicon Capacitors

More information

An Engelmaier Model for Leadless Ceramic Chip Devices with Pb-free Solder

An Engelmaier Model for Leadless Ceramic Chip Devices with Pb-free Solder An Engelmaier Model for Leadless Ceramic Chip Devices with Pb-free Solder Nathan Blattau and Craig Hillman DfR Solutions 5110 Roanoke Place, Suite 101 College Park, MD 20740 nblattau@dfrsolutions.com ABSTRACT

More information

MOCD223M Dual-channel Phototransistor Small Outline Surface Mount Optocouplers

MOCD223M Dual-channel Phototransistor Small Outline Surface Mount Optocouplers MOCD223M Dual-channel Phototransistor Small Outline Surface Mount Optocouplers Features U.L. Recognized (File #E90700, Volume 2) VDE Recognized (File #13616) (add option V for VDE approval, i.e, MOCD223VM)

More information

LEAD FREE CONVERSION IN ELECTRONICS ASSEMBLY TRAINING CERTIFICATION TEST (DVD-99C)

LEAD FREE CONVERSION IN ELECTRONICS ASSEMBLY TRAINING CERTIFICATION TEST (DVD-99C) This test consists of twenty multiple-choice questions. All questions are from the video: Lead Free Conversion in Electronics Assembly (DVD-99C). Each question has only one most correct answer. Circle

More information

Fig. 1. Schema of a chip and a LED

Fig. 1. Schema of a chip and a LED More Info at Open Access Database www.ndt.net/?id=17742 Chip emissivity mapping for blue and white light emitting diodes Abstract by F. Belfio a,b, J.-F. Veneau b and O. Fudym a a Univ. Toulouse; Mines

More information

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature

Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Ultrasonic Anisotropic Conductive Films (ACFs) Bonding of Flexible Substrates on Organic Rigid Boards at Room Temperature Kiwon Lee, Hyoung Joon Kim, Il Kim, and Kyung Wook Paik Nano Packaging and Interconnect

More information

Properties of LTCC Dielectric Tape in High Temperature and Water Environment

Properties of LTCC Dielectric Tape in High Temperature and Water Environment Properties of LTCC Dielectric Tape in High Temperature and Water Environment S. Toskov, A. Maric, N. Blaz, G. Miskovic, and G. Radosavljevic GC ceramic material has been realized in first research. Temperature

More information

Critical Issues in Computational Modeling and Fatigue Life Analysisfor PBGA Solder Joints

Critical Issues in Computational Modeling and Fatigue Life Analysisfor PBGA Solder Joints Critical Issues in Computational Modeling and Fatigue Life Analysis for PBGA Solder Joints Critical Issues in Computational Modeling and Fatigue Life Analysisfor PBGA Solder Joints Xiaowu Zhang and S-W.

More information

Minimizing Thermally Induced Interfacial Shearing Stress in a Thermoelectric Module

Minimizing Thermally Induced Interfacial Shearing Stress in a Thermoelectric Module Purdue University Purdue e-pubs Birck and NCN Publications Birck Nanotechnology Center 9-25-212 Minimizing Thermally Induced Interfacial Shearing Stress in a Thermoelectric Module Amirkoushyar Ziabari

More information

Fluxless Soldering in Activated Hydrogen Atmosphere

Fluxless Soldering in Activated Hydrogen Atmosphere Fluxless Soldering in Activated Hydrogen Atmosphere C. Christine Dong1*, Richard E. Patrick1, Russell A. Siminski 1, and Tim Bao 2 1 Air Products and Chemicals, Allentown, PA 18195-1501, USA 2 Air Products

More information

High Temperature Strain Measurements Using Fiber Optic Sensors

High Temperature Strain Measurements Using Fiber Optic Sensors High Temperature Strain Measurements Using Fiber Optic Sensors Paul J. Gloeckner, Ph.D. Cummins, Inc. 1900 McKinley Ave. Columbus, IN 47201 ABSTRACT Strain gage measurements at elevated temperatures (>

More information

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr

Stress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr Stress in Flip-Chip Bumps due to Package Warpage -- Matt Pharr Introduction As the size of microelectronic devices continues to decrease, interconnects in the devices are scaling down correspondingly.

More information

Pb-Free Reflow, PCB Degradation, and the Influence of Moisture Absorption

Pb-Free Reflow, PCB Degradation, and the Influence of Moisture Absorption Pb-Free Reflow, PCB Degradation, and the Influence of Moisture Absorption Kerin O Toole, Bob Esser, Seth Binfield, and Craig Hillman, DfR Solutions, College Park, MD Joe Beers, Gold Circuits, Abstract

More information

Hybrid, optical-computational, methodology for studies and optimization of microelectronic components

Hybrid, optical-computational, methodology for studies and optimization of microelectronic components Hybrid, optical-computational, methodology for studies and optimization of microelectronic components Cosme Furlong and Ryszard J. Pryputniewicz NEST NanoEngineering, Science, and Technology CHSLT Center

More information

Substrate Selection Can Simplify Thermal Management

Substrate Selection Can Simplify Thermal Management highfrequencyelectronics.com NOVEMBER2017 Substrate Selection Can Simplify Thermal Management IN THIS ISSUE: Concepts of RF Power Amplification App Note: Holdover Oscillators In the News Market Reports

More information

Bending Load & Calibration Module

Bending Load & Calibration Module Bending Load & Calibration Module Objectives After completing this module, students shall be able to: 1) Conduct laboratory work to validate beam bending stress equations. 2) Develop an understanding of

More information

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging

The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging The Reliability Analysis and Structure Design for the Fine Pitch Flip Chip BGA Packaging Chih-Tang Peng 1, Chang-Ming Liu 1, Ji-Cheng Lin 1, Kuo-Ning Chiang E-Mail: Knchiang@pme.nthu.edu.tw Department

More information

Strain Analysis by Digital Shearography on an Aluminium Plate with a Geometric Defect under Thermal Loading

Strain Analysis by Digital Shearography on an Aluminium Plate with a Geometric Defect under Thermal Loading Journal of Stress Analysis Vol. 1, No. 1, Spring Summer 2016 Strain Analysis by Digital Shearography on an Aluminium Plate with a Geometric Defect under Thermal Loading R. Moharrami, M. Taghiloo, A. Darud

More information

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free)

1W, 1206, Low Resistance Chip Resistor (Lead free / Halogen Free) 1W, 1206, (Lead free / Halogen Free) 1. Scope This specification applies to 1.6mm x 3.2mm size 1W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation

More information

Effects of Stresses in Highly Accelerated Limit Test (HALT)

Effects of Stresses in Highly Accelerated Limit Test (HALT) Technical Report Effects of Stresses in Highly Accelerated Limit Test (HALT) Takuya Hirata, Raphael Pihet and Yuichi Aoki, Development Headquarters, ESPEC CORP. Abstract The effects of vibration stress

More information

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications

IX4340NE. Automotive Grade 5-Ampere, Dual Low-Side MOSFET Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications Automotive Grade -Ampere, Dual Low-Side MOSFET Driver Features AEC-Q100 qualified Two independent drivers, each capable of sourcing and sinking A V to 20V supply voltage range AEC-Q100 Grade 1-0 C to +12

More information

Lednium Series Optimal X OVTL09LG3x Series

Lednium Series Optimal X OVTL09LG3x Series (10-watts,120 Viewing Angle) x x x x x Revolutionary 3-dimensional packaged LED source Robust energy-efficient design with long operating life Low thermal resistance (2.5 C/W) Exceptional spatial uniformity

More information

Effective Thermal Management of Crystal IS LEDs. Biofouling Control Using UVC LEDs

Effective Thermal Management of Crystal IS LEDs. Biofouling Control Using UVC LEDs Biofouling Control Using UVC LEDs OCTOBER 10, 2017 Effective Thermal Management of This application note describes the thermal management concepts and guidelines for the proper use of Crystal IS UVC LEDs.

More information

2004 Q3 RELIABILITY REPORT TABLE OF CONTENTS 1.0 OVERVIEW OF CYPRESS SEMICONDUCTOR TOTAL QUALITY MANAGEMENT SYSTEM

2004 Q3 RELIABILITY REPORT TABLE OF CONTENTS 1.0 OVERVIEW OF CYPRESS SEMICONDUCTOR TOTAL QUALITY MANAGEMENT SYSTEM 2004 Q3 RELIABILITY REPORT TABLE OF CONTENTS 1.0 OVERVIEW OF CYPRESS SEMICONDUCTOR TOTAL QUALITY MANAGEMENT SYSTEM 2.0 EARLY FAILURE RATE SUMMARY 3.0 LONG TERM FAILURE RATE SUMMARY 4.0 PRESSURE COOKER

More information

Determine the Inside Wall Temperature of DSTs using an Infrared Temperature Sensor

Determine the Inside Wall Temperature of DSTs using an Infrared Temperature Sensor SUMMARY DOCUMENT Determine the Inside Wall Temperature of DSTs using an Infrared Temperature Sensor Date submitted: April 14, 2017 Prepared by: Aparna Aravelli, Ph.D. Florida International University Collaborators:

More information