02/15/2008 Page (.csa)

Size: px
Start display at page:

Download "02/15/2008 Page (.csa)"

Transcription

1 TLE_TLEONTENTS_E TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_E TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM 8 K ML SEMTI REV ZONE EN ESRIPTN NGE PROUTN RELESE. LL RESISTNE VLUES RE OMS,. WTT +/-.. LL PITNE VLUES RE MIRRS.. LL RYSTLS & OSILLTOR VLUES RE ERTZ. Page 9// US // WFERRY-WF // POWER /8/ SM N/ N/ // TP // WFERRY // GPU // T9_ML_NOME // T9_ML_NOME // MSRWR // MSTER // T9_ML // T9_ML // T9_ML // T9_ML // T9_ML // T9_ML // T9_ML // WFERRY // WFERRY // T9_ML // T9_ML // T9_ML // T9_ML // WFERRY // N // SIMON // SIMON-WF // MEMORY // MEMORY // MEMORY 8/9/ ENET // US // US 9// US 8// ENET // GPU // GPU // GPU // US /9/ US 9// US // T9_ML // GPU Table of ontents System lock iagram Power lock iagram ONFIGURTN OPTNS Revision istory FUN TEST 8 Power liases 9 8 SIGNL LIS /RESET 9 PU FS PU Power & Ground PU ecoupling & VI PU ITPFLEX EUG N PU Interface N PEG / Video Interfaces N Misc Interfaces N R Interfaces 8 N Power 9 8 N Power 9 N Grounds N Standard ecoupling N Graphics ecoupling S Enet, isk, FS, LP S PI, PIe, MI, US S Pwr Mgt, GP, link S Power & Ground S ecoupling 8 S Misc 9 8 lock (K) 9 lock Termination R SO-IMM onnector R SO-IMM onnector Memory ctive Termination IRPORT ONNETOR Ethernet (Yukon) 8 Yukon Power ontrol 9 ETERNET ONNETOR FIREWIRE ONTROLLER 8 FIREWIRE PORT 9 PT ONNETOR ST ONNETOR US EXTERNL ONNETORS ONNETOR MIS 8 IR ONTROLLER & T TERFE 9 SM SM SUPPORT (.csa) ontents RX RX MK RX RX RX MK RX RX RX RX ES ES ES ES ES ES ES ES ES ES RX RX RX RX RX RX K K L L L LT LT LT LT LT LT K RX LT LT LT L L ate Sync REFERENE FROM K //8 Page (.csa) ontents Sync ate // WFERRY // WFERRY // LP+ ebug onnector L SMUS ONNETNS L 8 PU urrent & Voltage Sense ES GPU 9 TEMPERTURE SENSE ES GPU Fan L ENET SMS MK SM SPI ROMs RX U: OE RX UI: SPEKER MP RX U: JK RX 8 U: JK TRNSLTORS RX 9 -In & attery onnectors RX POWER 8 S FETS & Power Sequencing MK 9 IMVP PU Vore Regulator MK POWER Render Vore Supplies MK GPU.V /.V Supplies MK POWER.8V/.9V Supplies MK POWER V/.V Supplies MK POWER.V/.V Switcher MK ENET 8 S FET & S/S ontrol MK 9 PUS Supply/attery harger MK SM 9 VERTER,LVS,TMS MK GPU 9 8 EXTERNL TMS ES 9 9 MI-VI ONNETOR ES PU/FS onstraints ES N onstraints RX Memory onstraints ES S onstraints ( of ) L S onstraints ( of ) RX lock onstraints RX FireWire & SM onstraints K // // 9 8// // WFERRY // MU // MU // MU // MU // // SIMON-WF // /9/ // // // // // SIMON-WF 8/9/ // // GRPI // EUGENE /8/ WFERRY // WFERRY /8/ WFERRY // WFERRY // WFERRY // WFERRY // WFERRY K EE RIS: K-ES KUMR K PP TE 8 //8 ENG PP TE Schematic / P # s PRT NUMER QTY ESRIPTN REFERENE ES OM OPTN -9 SEM,ML,K S 8-9 PF,ML,K P IMENSNS RE MILLIMETERS TIR NGLE PROJETN ESIGNER PPLE. NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT 8 XX X.XX X.XXX NGLES O NOT SLE RWG RFTER ENG PP Q PP RELESE METRI MTERIL/FIS NOTE S PPLILE ESIGN K MFG PP SLE TITLE RWG NUMER SEM,ML,K -9

2 8 U9 TMS PG 8 SVO TV FS -it Pg Out U 8/ Mz PI-E PU. Gz ore ~.V Pg Pg 9 Pg U N-GM ore. -.V Main Memory J Pg / ITP ONN PG R - ual hannel.8v - its //8 Mz U9 K J J locks Pg 8 IMM Pg, TERMS Pg 9 Parallel Term Pg J9/ /att Power onn Supply PG PG - Temp Sense PU U ET-PIPE/F U PG 9 PG 9 J9 VI-I GP MUX RG LVS Pg Pg,8,9 MI Pg Misc Pg Lnk Pg U9 SUEN MOTN ETET PG PG 9 POWER SENSE PG 8 J9 Int isp onn PG x MI. Gz U/ SPI oot ROM PG U9, S S SM PG Fan J FN ONN PG Ser Prt J LP onn PG J J ST onn PG UT onn PG 9 ST- ST- ST- Ln Ln Ln Ln Ln Ln ST Pg UT Pg PI-E Pg U MI Pg ore Pg E-NET Pg Lnk Lnk Pg Pg S-I8 ore.v SPI Pg PI Pg SM US GPs LP Pg Pg Pg Pg 8 9 ZLI Pg U8 IR ONTROLLER PG MER IMM s J J J8 J J8 G Geyser luetooth ONNETOR Trackpad/Keyboard PG PG PG PG lk Gen U9 U J J US onnectors Mz -it U FW Pg U udio odec Pg J Mini PI-E irport Pg U NEVE E-NET J9 Pg E-NET onn Pg J FireWire onn PG 8 U// JK TRNSLTORS Speaker mps PG J TERNL MI J/ TERNL SPEKER J/ LE / udio onns PG PG PPLE. System lock iagram SYN_MSTER=WFERRY-WF NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE RWG NUMER SYN_TE=// -9 8

3 PTER 8 K POWER SYSTEM RITETURE SM_ENRGYSTR_LO_EN FUSE U9 SM ISENSE TTERY ENRGYSTR LO V MX89 U9 SGN V (PGE ) ENLES V SP GR_EN (S) ISLRZ U9 (PGE ) 9 V PUS ONVERTER/ TTERY RGER TT_POS_F FUSE PPVT_G_GR_REG U9 9 SM_TT_ISENSE PP_G PPUS_G PUVORE V V ISL9 LKEN# IMVP_VR_ON VR_ON PGOO U (PGE 9) V VS_RUNSS (S) U PUS_VSENSE Q VS_RUNSS (S) V.V PPV_S_REG EN V (8 MX URRENT).V EN V PPV_S_REG ( MX URRENT) TPS U (PGE ) PGOO PGOO PGOO_VS 9 PGOO_VS 9 SM_PU_VSENSE SM_PU_ISENSE VR_PWRG_K_L VR_PWRGOO_ELY ENLE.V GOT LT U9 (PGE ) PPV_G_REG PPVORE_PU_S ( MX URRENT) RESET PPUS_G.V U PVS_EN TPS9 - V U U PPV_U_NLOG (PGE 9) Q8 EN V (PGE ) I Q8 R PVS_EN_L ELY (S) SM PPV_S PM_S_STTE_L GR_EN.V S ELY R PVS_EN_L P LOGI VS_RUNSS TPS (S) PVS_EN_L EN 8 Q89 U PPV_S_REG V V V PM_SLP_S_L U9 8 Q8 PPV_S_REG PPV_S (PGE ) VS_RUNSS V EN V SM_PM_G_EN (S) (. MX URRENT) PM_SLP_S_L P (S) PPV_S_REG 8 PPV_S RESTLE (PGE ) VS_RUNSS V EN.V ( MX URRENT) (S) PWROK PURST FS_PURST_L Q89 Q8 TPS.9V S TPS9R U PPV_S V U (PGE ) U8 (PGE ) PGOO, VREG EN PPV9_ENET_REG V PPV_ENET_FET (PGE ) RSMRST_PWRG 9 PVS_EN_L.V YUKON V U8 MX8 PPV_ENET_REG TPS88-.V 8 SM V PPV_S_FET - PM_ENET_EN_L MR U RSMRST_(P) PM_RSMRST_L EN (PGE ) Q RESET LL_SYS_PWRG PWRG(P) 99ms LY SENSE IMVP_VR_ON PPV_S_FET IMVP_VR_ON(P) (PGE 8) 9 RSMRST_PWRG RSMRST_(P) Q8 PLT_RST SM_ONF_L PPVENET_SS Q PWR_UTTON(P9) PVS_EN PM_PWRTN_L P(TN_) PV8_S_FET Q8 TTERY ONLY: M PLL TPS RST SM_RESET_L PV_ENET_FET V U 8 PTER : - PV8S_EN EN(PGE ) PV_S_N_PLL V Q8 SLP_S_L PMVENET_SS SLP_S_L(P9) WOL_EN SLP_S_L SLP_S_L(P9) PM_ENET_EN_L SLP_S_L SM_PTER_EN - SLP_S_L(P9) PPV_S_REG PGOO_VS U9 9 PGOO_VS (PGE ) PGOO_SEQUENER U8 V VLO V8S_RUNSS.8V R PPV8_S_REG PPV8_S_REG_R S V (. MX URRENT) RST PM_SLP_S_L S.9V V PPV9_S_REG PGOO_V8S PVS_EN UVLO_ GTE Q Q 8 Power lock iagram PPV_S_FET UVLO_ RUNSS_GTE_ ST VS_RUNSS GTE PVS_EN STRT TPS (S) SYN_MSTER=POWER SYN_TE=// PPV_S_FET UVLO_ U NOTIE PROPRIETRY PROPERTY (PGE ) PPV8_S_FET PV8S_EN UVLO_ GTE Q TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR ST VS_RUNSS GREES TO TE FOLLOWG STRT PM_SLP_S_L EN GTE RUNSS_GTE_ (S) I TO MT TE OUMENT ONFIENE ISLIRZ II NOT TO REPROUE OR OPY IT Q U III NOT TO REVEL OR PULIS WOLE OR PRT VS_RUNSS GPU_VORE STRT ST V (S) (PGE 8) ISL RWG NUMER GFX_VR_EN U PPVORE_S_N_GFX_IMVP EN V (PGE ) -9 (. MX URRENT) PPLE. SLE 8 V Q PPV_S_FET SM PWRG RNV-F U (PGE ) 8 SM_RESET_L R 8 PPV_S_REG_R VR_PWRGOO_ELY LK_PWRG U8 VR_PWRG_K PM_S_PWROK U8 LOK PWRG SLG8LPV U9 (PGE 8) K_PWRG VRMPWRG I8M PWRTN PLTRST RSMRST PWROK PUPWRG(GP9) U (PGE ) PU PWRGOO - 9 PLT_RST_L PU_PWRG 8

4 TLE_LT_E TLE_LT_ITEM TLE_LT_ITEM TLE_LT_ITEM TLE_LT_ITEM TLE E TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE E TLE ITEM TLE ITEM TLE ITEM TLE E TLE ITEM TLE ITEM TLE ITEM TLE E TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE E TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM TLE ITEM PGE_ORER= OTTOM PRT# PRT# PRT# PRT# QTY QTY QTY QTY 8 Power aliases required by this page: () Signal aliases required by this page: () OM options provided by this page: () OR STK-UP N ONSTRUTN S9 Page Notes Top 8 9 SIGNL(igh Speed) L GN ESRIPTN ESRIPTN ESRIPTN ESRIPTN GROUN SIGNL REFERENE ESIGNTOR(S) PRT NUMER LTERNTE FOR OM OPTN REF ES OMMENTS: PRT NUMER SIGNL GROUN SIGNL(igh Speed) SIGNL(igh Speed) GROUN POWER POWER GROUN SIGNL(igh Speed) REFERENE ESIGNTOR(S) REFERENE ESIGNTOR(S) REFERENE ESIGNTOR(S) OM OPTN 8S I,RESTLE,GM9, U K 8S I,I8,G U K - -LE SOIMM ONNETOR J,J S S S S9 LOKE OOTROM PN S FOR K 8-9 LL,P/N LEL,P,8MMXMM EEE:PK OM OPTN OM OPTN I,MT 8P SPI FLS ROM,FOR K U K_PGM I,EEPROM,SERIL II,8KT,SO8 U8 K_PGM I,SM,S8/ FOR K U9 8-9 LL,P/N LEL,P,8MMXMM EEE:P 8-9 I,P,SLPS,PRQ,M/M,./.8G,9FG U I,YPRESS,Y8,ENORE_II,US_ONTR U8 GOO S I,P,SLPR,PRQ,M/M,./.8G,9FG U ETTER S I,P,SLPR,PRQ,M/M,./.8G,9FG U EST S8 I,P,QZF,QS,,./.8G,M,9FG U GOO_FUSE S8 I,P,QZF,QS,NON-TS,M,./.8G,M,9FG U GOO_NON_TS S I,P,QZF,QS,,./.8G,M,9FG U ETTER_FUSE S I,P,QZF,QS,,./.8G,M,9FG U EST_FUSE S98 S99 S9 U TERMTRIP SREENE S8 U TERMTRIP SREENE S S U TERMTRIP SREENE S S U TERMTRIP SREENE K K_PGM K_PGM OM OPTN GOO LL,P/N LEL,P,8MMXMM EEE:PJ ETTER EST ONFORML_OT L L-L L L-L L L-L L L-L L-L L L-L L L-L8 L8 L8-L9 L9 L9-L L L-L L LYER SIGNL(TOP) GROUN SIGNL SIGNL POWER POWER L-L GROUN SIGNL SIGNL GROUN ML STKUP TIKNESS (MM) L SIGNL(OTTOM). ONFORML_OT.8 TOTL.. TRE WIT (MM) OMOPTN K GOO -9 K ETTER -9 K EST -9 PVT PVT PVT OMMON LTERNTE R_ONLY K LPPLUS VERTER_UF OM OPTN REMOVE OM OPTN REMOVE VERTER_UNUF OM OPTN REMOVE OM OPTN REMOVE ITP NO_REOOT_MOE NFG_MI_REVERSE NFG_MI_X NFG_YN_OT_ISLE NFG_PEG_REVERSE NFG_SVO_N_PIE GOO ETTER EST K_PGM YUKON_E YUKON_ULTR NORML FNY STNF O_PWR_ORE O_PWR_RESUME ISL OM OPTN REMOVE OM OPTN REMOVE ISL OM OPTN REMOVE OM OPTN REMOVE OM TLE FOR F POSPS 8 PRT# 8S 8S 8S 8S QTY OM OPTN ESRIPTN > > > > > > > > > F VERSN 8S > > > > > > > > > REFERENE ESIGNTOR(S) OM OPTN REMOVE OM OPTN REMOVE OM OPTN REMOVE OM OPTN REMOVE > > > > > > > > > F VERSN 8S,,8,8 F VERSN 8S,, K 8S8 F VERSN 8S8 K 8S9 F VERSN 8S,, K 8S F VERSN 8S, K F VERSN 8S,,,,9,9 K 8S F VERSN 8S K 8S F VERSN 8S9, K OM OPTN K K M GOO -9 ONEPT > > > > > > > > > > > > > PPLE. ONFIGURTN OPTNS SYN_MSTER=SM SYN_TE=/8/ NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE -9 RWG NUMER

5 8 Revision istory M PROTO TO EVT NGES - WKE-ON-WIRELESS SUPPORT - RR: 9 - ISOLTN UFFER FOR O_RESET_L SIGNL, K PULL-OWN TO O_PWR_EN_L, RG IRUIT TO PROPERLY ISRGE O POWER WEN IT S TURNE F - RR: 99 - K PULL-OWN RESISTOR ON TPLG - RR: LOWER RS(ON) MOSFET (FP - PN: S) FOR O N L POWER - RR: T - IG-PREISN.% RESISTORS TO RESE PUT VOLTGE REGULTN (V,.V, PUS_LO) URY - RR:9 - FIX L R POWER LIS (NEE TO ONNET TO PPV_GOT STE PPV_S) - RR: FIX MOJO-R SM TX, RX REVERSL - RR: G ONNETOR IRUITRY - NGE OM STUFFG TO SPEE UP PORT POWER SUT-F RESPONSE TIME URG TIVE LTE-VG EVENT (RR: 98) - NGE OM STUFFG TO ENLE ON-OR MIROPONE ONNETOR (M/M SOLUTN) STE RG MIROPONE TROUG LVS LE - NGE LO P STUFFG OPTN FOR RT N ETERNET RYSTLS TO MEET XESR (-R) REQUIREMENT - NGE UF, V PU VORE PS TO UF, PS - RR: 9 - MOVE SM RESET UTTON P TO TOP SIE ML - RR: 99 - MOIFY FIREWIRE ONNETOR SYMOL TO SUPPORT MI-VI ONNETOR WIT T - TEST POT MOVEMENTS REQUESTE Y IT N M- GROUPS - RR: 98 M EVT TO VT NGES // S PGE 8: - 9 =PPV_S_IRPORT_UX K TO PPV_S LIS. S PGE : - 9 REK =PPV_S_IRPORT_UX(J,P ) FROM PPV_S_P_UX G. 9 MOVE 9 N FROM PPV_S_P_UX RIL TO =PPV_S_IRPORT_UX RIL. S PGE 9: - 8 STUFF 9 FOR EMI. S PGE,,,8: - SYN FROM U TEM. S PGE : SWP P N P MI ONNETOR, K TO M P. S PGE 9: - 98 NGE Q9 FROM S TO S8. /8/ S PGE : - 98 NGE L TO R(OM,,/W,). S PGE : - 9 NGE R FROM K PULL-OWN TO K PULL-UP TO.V_S. S PGE : - 88 SYN PV REGULTOR IRUIT FROM M8, NGE R N TO, NGE =PPV_S_PVS TO =PPV_S_VS, FROM.NF TO PF, FROM PF TO PF, 8 FROM.NF TO PF, N REVERT REFERENE ESIGNTORS. (NGE FROM TPS TO LT) // S PGE : - 9 NGE R FROM K PULL-UP TO K PULL-UP. S PGE : - UPTE SYMOL FOR J. S PGE,,,8: - SYN FROM U TEM. S PGE 9: - 98 NGE R99 FOR RT_TVO_IREF FROM.K TO.K. // S PGE : - TEXT NOTE TO UPTE J FROM S TO S88 WEN SYMOL IS REY. S PGE 9: - TEXT NOTE TO UPTE J9 FROM 8S8 TO 8S WEN SYMOL IS REY. S PGE 9: - ELETE LVS_VREF N LVS_VREFL TO GROUN TO FIX LVS GLIT. S PGE 9: - TEXT NOTE TO NGE L9 FROM S TO S8 WEN SYMOL IS REY. M VT TO K NGES /9/ S PGE : NGE GOO PU FROM S(.8G) TO S(.G). NGE ETTER PU FROM S(.G) TO S(.G). NGE EST PU FROM S(.G) TO S(.G). NGE N FROM 8S(M) TO S8(M). - NGE S FROM 8S TO 8S. S PGE : ISONNET GFX_VI<> TO GN. ONNET GFX_VI<:> TO GFX_VI: ON N. - R (OM, ) TO ONNET GFX_VI<> TO GN. S PGE : 8 (.UF, ). SIZG OWN R FROM TO FOR PLEMENT. NGE GFX_VI<:> TO GFX_VI<:>. - NGE STRPPG FROM ON GFX_VI<:> TO ON GFX_VI<:>. S PGE 9: - NGE J9 FROM S TO -. EIT OM OPTN TLE. S PGE : NGE U FROM S TO S8. REMOVE M_NEK_WIT=.MM FROM PPV_S_US_EXT/. - R N R. S PGE : - NGE J FROM S TO S88. S PGE 9: NGE J9 FROM 8S8 TO 8S. - REPLE TTERY TERFE IRUIT WIT TE ONE ON M ESTR. S PGE 9: - 8 NGE L9 FROM S TO S8. // S PGE : - REPLE LL M WIT K (TEXT, OM OPTNS, NUMERS). S PGE : - NGE FROM 8S TO 8S PER E. S PGE : - NGE FROM 8S TO 8S PER E. S PGE 8: - NGE J8 FROM 8S8 TO 8S9. S PGE : - REMOVE R N R (U YPSS RESISTORS). S PGE 8: - NGE J8 FROM 8S9 TO 8S. S PGE : - NGE U FROM M EM IRUIT TO M EM IRUIT. J NGES FROM P TO P. S PGE : - NGE J FROM 8S9 TO 8S. S PGE : - NGE J FROM 8S8 TO 8S9. - NGE J FROM 8S9 TO 8S. S PGE 9: - NGE J9 FROM 8S9 TO 8S. // S PGE 8: - REMOVE NO_TEST= FOR V8S_OMP, V8S_FSET, VS_OMP, VS_FSET, VS_OMP, VS_FSET, IMVP_RS, IMVP_OMP, VS_RUNSS, VS_RUNSS. REMOVE NO_TEST= FOR K_PI_LK_SPN, K_SR_N/P_SPN, K_SR_N/P_SPN, K_SR_N/P_SPN, K_SR_LKREQ/_LSPN. - FUN_TEST= FOR TRM_FSTK_P/N. FUN_TEST= FOR PPV_S_R. S PGE 9: REMOVE LISES FOR GN_SSIS_U_SPKRONN,GN_SSIS_U_SIEL,GN_SSIS_U_SIEL,GN_SSIS_U_SIEL,MI_SIEL_LVS_R,MI_SL_ONN. REMOVE LIS FOR =FWPWR_PWRON. SPN LISES FOR TP_K_SR_N/P. - SPN LISES FOR K_PI/_LK. S PGE : - REMOVE R9 TO R9 ON PU_VI<:>. S PGE : - ELETE TEXT NOTE N WIT RESET UTTON. S PGE : - RENME LVS_VREF/L TO TP_LVS_VREF/L. S PGE : - R9 N R9 FOR K PU ON GP N GP(EXTGPU_RST_L). - NGE R TO K. S PGE 9: NGE L9 N L9 FROM S TO OM R9 N R9. 9, 9, 9, 9, 9. NGE R9, R9 FROM.OM TO OM. - NGE R9 FROM OM TO OM. S PGE : - REMOVE TEXT NOTE WILL NGE TO P. S PGE : - RE-RW PU VOLTGE SENSE R FILTERG. S PGE : - RE-ONNETE /SN PUT U8 SO TT IT S ONTROLLE Y U PORT VREF. - ISONNETE GP N TERMTE IT WIT K PULL OWN. E PULL-UP TO OE_V T GP. - E SMLL PF OMPENSTN P. TO U FEEK NETWORK (). S PGE : NGE LL TRNSIENT SUPPRESSORS TO.8V/PF EVIES (WERE ORIGLLY 8V/PF EVIES). - E L N L TO MI PUT EMI FILTER. - REMOVE Z. - E R. S PGE 8: - ONNETE MI_SL_ONN TO GN_SSIS_U_MI TROUG R8. - E R8. S PGE : - RENME PU_VI_R<:> TO PU_VI<:>. // S PGE : OOTROM PRT NUMER NGES FROM S8 TO S9. - SM PRT NUMER NGES FROM S88 TO S98. UPTE EEE OES, Z FOR GOO, Z FOR ETTER, Z FOR EST. S PGE 8: - LIS =PPV_S_SMUS_SM_MGMT TO PPV_S. S PGE 9: - TO U9. S PGE : - TO U. S PGE : NGE U FROM PN S TO PN S. (SMLL PKGE) - R & R. (US YPSS RG). S PGE 9: - REMOVE LIS FOR =SM_SMS_T TO SM_PG - SIGNL SOUL JUST E LLE SM_SMS_T. S PGE : - NGE R FROM PULL-UP TO PULL-OWN RESISTOR N NME IT SM_SMS_T. S PGE : I8-M ME SMUS: - SM_ME_LK N SM_ME_T ON SRIGE ISONNETE FROM SM_MGMT_LK N SM_MGMT_T FROM SM. TE K PULL-UP RESISTORS (R N R), N STILL REM ONNETE TO PPV_S_SMUS_S_ME N STY ON TE S SIE. - SM MNGEMENT SMUS ONNETN: TWO NEW K PULL-UP RESISTOR (R & R) TO =PPV_S_SMUS_SM_MGMT. - TE PULL-UP RESISTORS SOUL E ONNETE ETWEEN SM_MGMT_LK N SM_MGMT_T TO =I_SMS_SL N =I_SMS_S TE NEW ELEROMETER. S PGE 9: - N SMS (U9). S PGE : NGE FROM SE-R UF TNT. P. TO SM-LF.UF TNT. P. - ME NO_TEST TTRIUTE VISILE FOR NET N_VRP ONNETE TO P U. S PGE : REMOVE RESISTORS R, R, N R. LSO REMOVE L. - STUFFE R. ME Z, Z, Z, Z, Z, Z, Z, Z, Z, Z. S PGE 8: - E R8 S PGE : - NGE R8 FROM 8.K TO.8K. // S PGE 9: - NGE Z9 N Z9 FROM TO (NON-PLTE). S PGE : - STUFF N. S PGE : - STUFF N. S PGE 9: - UPTE PN FOR FNY RJ ONNETOR, -. S PGE : - REMOVE R (EOMES R9). S PGE 9: R9, K PU ON SM_SMS_T. R9 (WS R EFORE), K P ON SM_SMS_IT. - STUFF U9 (IGITL ELEROMETER) IRUIT. // S PGE : - NGE J FROM -89 TO - (SME JEE). UPTE OM OPTN TLE FOR J. - NORML NGES FROM -9 TO -, FNY NGES FROM - TO -. S PGE : NGE J N J FROM -88 TO - (IFFERENT JEE, SME LNPTTERN). - UPTE OM OPTN TLE FOR J N J. NORML NGES FROM -88 TO -, FNY NGES FROM - TO -. S PGE : - PGE_TITLE U: OE. S PGE : - NGE J FROM -9 TO -9 (IFFERENT JEE, SME LNPTTERN). UPTE OM OPTN TLE FOR J. - NORML NGES FROM -9 TO -9, FNY NGES FROM - TO -9. NGE J FROM -8 TO -8 (IFFERENT JEE, SME LNPTTERN). - UPTE OM OPTN TLE FOR J. NORML NGES FROM -8 TO -8, FNY NGES FROM - TO -8. S PGE 9: - NGE L9 FROM S TO S FOR ORRET VL. S PGE 9: UPTE OM OPTN TLE FOR J9. - NORML NGES FROM - TO -8, FNY NGES FROM - TO -8. // S PGE : - NGE EST PU FROM S(.GZ) TO S(.GZ). S PGE 8: - NGE 8 N 8 FROM 8S8 TO 8S (ON T NEE LOW-PRILE PRTS). // S PGE 9: - UPTE SYMOL FOR U9, VENOR PRT NUMER NGES FROM SM8 TO M. // S PGE : - NGE ETTER N EST PU TO G STEPPG PRTS (FROM S TO S). S PGE : - STUFF R N R. S PGE 9: NGE R9 N R9 FROM.K TO.9K. - NGE R9 N R9 FROM.K TO 9.9K. K EVT TO VT NGES 8/9/ PER E, LL SNYO POSPS VE NEW F PRT NUMERS. LL 8S EOME 8S. - LL 8S EOME 8S. LL 8S8 EOME 8S8. - LL 8S EOME 8S9. LL 8S EOME 8S. LL 8S EOME 8S. LL 8S EOME 8S. - LL 8S EOME 8S. LL 8S9 EOME 8S. - TO LL OVE PRTS SO TE F PRTS OM TLE TKE OVER. S PGE : - OM OPTN TLE FOR LL SNYO POSP TO USE F PRTS. 8// S PGE : - SYMOL ORRETE TO REFLET % TOLERNE. S PGE 9: NGE R9 FROM S(EOL) TO S. - NGE R9 FROM S89 TO S FOR F. 8// S PGE : - NGE J FROM S TO S TO ON S N SOURE. K VT TO VT NGES 8// NGE LL 8S8 TO 8S FOR ITNL VENORS. (,8,8,,,,9,9,9) S PGE : - LTERNTE TLE TO MKE S9 LTERNTE S. S PGE : - LTERNTE TLE TO MKE S LTERNTE S. S PGE : - NGE FROM PF(S) TO PF(S). NGE 8 FROM.8UF(S) TO.UF(S). S PGE 9: TO L9, L9 N L9. - OM TLE TO NGE L9, L9 N L9 FROM S TO S. LTERNTE TLE TO MKE S LTERNTE S8. 9// S PGE 9: - 9. K VT TO PVT NGES 9// S PGE : ELETE XW. - PPV_S_REG_P EOMES =PPV_S_REG. S PGE : ELETE XW. PPV_S_REG_P EOMES =PPV_S_REG. - ELETE XW. PPV_S_REG_P EOMES =PPV_S_REG. 9// S PGE : NGE U FROM S8 TO 8S(N, PRQ). NGE.GZ PU FROM S TO S (.GZ PU, PRQ). - UNEK OM OPTNS ITP N LPPLUS TLE. S PGE : - OMOPTN ITP TO R N R. S PGE : - U,. STUFF R N R. S PGE 9: - U9,9,9. R9 N STUFF R9. 9// S PGE : - NGE R8 N R8 TO K (RR:88). S PGE 9: - 9 FOR EM (RR:9). 9// S PGE 9: - OM TLE, NGE PRT NUMER Z9,Z9,Z9 N Z9 FROM 8-8 TO 8-9. S PGE : - NGE L N L FROM S TO S8 TO TK. S PGE : - NGE L FROM S TO S8 TO TK. 9// S PGE : - UNSTUFF R N STUFF R. // S PGE : - NGE R8 FROM.8K TO.99K %. NGE R FROM.9K TO 99 OM %. SYN_MSTER=N/ 8 PPLE. NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE RWG NUMER -9 SYN_TE=N/

6 8 Power Supply NO_TESTs I9 I9 I9 I9 I I I I I I I I8 I9 I I I I8 I8 I8 I88 I89 I9 I9 I9 I9 NO_TEST LOK NO_TESTS NO_TEST FIREWRE NO_TESTS I99 I I I I I I I I I8 I9 I I I I I I NO_TEST LVS NO_TESTS NO_TEST IMVP_RS IMVP_OMP VS_RUNSS VS_RUNSS K_PU_N 8 9 K_PU_P 8 9 K_PU_N 8 9 K_PU_P 8 9 K_PU_ITP_SR_N K_PU_ITP_SR_P K_OT9_M_N 8 9 K_OT9_M_P 8 9 K_LVS_N 8 9 K_LVS_P 8 9 K_PIF_LK K_SR_N K_SR_P K_SR_N K_SR_P K_SR_N K_SR_P K_SR_N K_SR_P K_SR8_N K_SR8_P FW TP_N_SPN FW TP_P_SPN FW TPS_SPN FW TP_N_SPN FW TP_P_SPN FW TP_N_SPN FW TP_P_SPN FW TPS_SPN FW TP_N_SPN FW TP_P_SPN LVS LK_N_SPN LVS LK_P_SPN LVS T_N_SPN LVS T_N_SPN LVS T_N_SPN LVS T_P_SPN LVS T_P_SPN I I I I I8 I9 Functional Test Points Fan onnectors FUN_TEST =PPV_S_FN_RT FN_RT_PWM FN_RT_T =PPV_S_FN_RT SM_FN TL SM_FN T LP+ ebug onnector I I9 I8 I I I I I I I I I8 I9 I8 I8 I8 I8 I8 I8 I8 I8 I88 I89 I9 I9 FUN_TEST =PPV_G_LPPLUS =PPV_S_LPPLUS LP_<> LP_<> LP_FRME_L PM_LKRUN_L OOT_LP_SPI_L SM_TMS EUG_RESET_L SM_TRST_L SM_TO SM_M SM_TX_L FW_IT_L PI_LKM_LPPLUS LP_<> LP_<> T_SERIRQ PM_SUS_STT_L SM_TI SM_TK SM_RESET_L SM_NMI SM_RX_L LR_GP Other Func Test Points I9 I8 I I I I I I I I I I I I I9 I I I8 I I I I I I I8 I8 I I FUN_TEST =PPV_S_REG SMus FUN_TEST SMUS_SM S_SL SMUS_SM S_S FIREWIRE FUN_TEST PPFW_SWIT SLEEP LE FUN_TEST SYS_LE_NOE SM FUN_TEST SM_LI SM_MNUL_RST_L SM_PU_VSENSE Power Supply FUN_TEST LL_SYS_PWRG PPVORE_S_PU PPV_S_R PPV_S PPV_S PPV8_S PPV_S PPV_S PPV_ENET_S PPV8_S PPV_S PPV_S PPV_S PPV_S PPV_G PPUS_G PP8V_G PPV9_S PPV_S_T_F GN_T_F attery igital onnector I I I I I8 I9 I I I I I I I I I9 I I I I I8 I I I I8 I I I I I I8 I I9 I I I I I I8 I I9 I I I8 I I9 I I I I I I I FUN_TEST SM_S_LRT_L SMUS_TT_SL_F SMUS_TT_S_F TT_POS TT_NEG udio FUN_TEST =PPV_S_U_MP =PPV_S_U GN_U_MP 8 GN_U_OE 8 Z_ST<> 8 Z_ST 8 Z_TLK 8 Z_RST_L 8 Z_SYN 8 attery FUN_TEST SM_TT_ISET SM_TT_G_EN 8 SM OK SM_PTER_EN SM_TT_TRIKLE_EN_L SYS_ONEWIRE 8 US FUN_TEST TP_US_EXR_P TP_US_EXR_N TP_US_EXT_P 8 TP_US_EXT_N 8 US_T_F_P US_T_F_N US_G_F_N US_G_F_P -JK FUN_TEST _ENLE_GTE attery charger FUN_TEST PPVT_G_GR_ VERTER ONNETOR FUN_TEST PPUS_LL_V_ONN V_GN PPV_V_F V_KLIGT_PWM_L MI FUN_TEST MI_I MI_LO MI_SIEL MI_I_ONN MI_LO_ONN MI_SL_ONN SPEKER FUN_TEST SPKRONN_L_N_ SPKRONN_L_P_ SPKRONN_R_N_ SPKRONN_R_P_ SPKRONN_SU_N_ SPKRONN_SU_P_ TERML FUN_TEST TRM_ETPIPE_P TRM_ETPIPE_N TRM_IMM_X_F_N TRM_IMM_X_F_P TRM_FSTK_P TRM_FSTK_N FUN TEST NOTIE PROPRIETRY PROPERTY I9 NO_TEST SM_FN T 8 TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT PPLE. SLE -9 RWG NUMER 8

7 8 (REGULTOR PUT PU VORE PWR) 9 =PPVORE_S_PU_REG (PU VOR PWRE) (REGULTOR PUT PU.9V PWR) =PPV9_S_REG 8 88 "S,SM" RILS (R TERMTN.9V PWR) =PPV_S_REG =PPV_S_REG_R =PPV_S_REG =PPV_S_REG 88 =PPV8_S_FET =PPVORE_S_N_GFX_IMVP =PPV_S_FET PPVORE_S_PU M_LE_WIT=. mm M_NEK_WIT=. MM VOLTGE=.9V =PPVORE_S_PU PPV9_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.9V =PPV9_SM_MEM_TERM PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_S_PU_ =PPVORE_S_S PPV_S_R M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_PU =PPV_S_N_PIE =PPVORE_S_N =PPVRV_S_FS_N =PPVRV_S_N_VTT =PPV_SM_N_VXM PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_N_PLL =PPV_S_N_VMI =PPV_S_S_MI =PPV_S_N_VXF =PPV_S_N_PLL =PPV_S_N_V =PPV_S_N_V =PPV_S_FET PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_PU =PPV_S_N_TV 8 =PPV_S_S 8 =PPV_S_S_V RX =PPV_S_S_V TX =PPV_S_S_V =PPV_S_S_VUSPLL =PPV_S_S_V US_ORE =PPV_S_IRPORT =PPV_S_N_FOLLOW PPV8_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.8V =PPV8_S_N_LVS =PPV8_S_N_PLL =PPV8_S_TMS PPVORE_S_N_GFX M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPVORE_S_N_GFX PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=V =PPV_S_S =PPV_S_ST =PPV_S_G =PPV_S_LPPLUS =PPV_S_ISENSEL =PPV_S_FN_RT =PPV_S_U =PPV_S_U_MP =PPV_S_PU_IMVP =PPV_S_N_GFX_IMVP =PPV_S_L =PPV_S_TMS =PPV_S_N_TV =PPV_S_IE_RESET =PPV_ENET_REG PPV_ENET_FET M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V 8 =PPV_S_FET =PPV8_S_REG =PPV8_S_REG_R =PPV_S_FET =PPV_S_FET PPV_ENET_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_ENET_PY =PPV_ENET_PY PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_N_VV =PPV_S_N_FOLLOW =PPV_S_S_GP =PPV_S_S_VGLN_ =PPV_S_S_V PI =PPV_S_S_V IE =PPV_S_S_V VPORE =PPV_S_S_V ST =PPV_S_S_V MI =PPV_S_S =PPV_S_S_PM =PPV_S_RSTUF =PPV_S_IRPORT =PPV_S_FW =PPV_S_PT =PPV_S_SM_LS =PPV_S_LPPLUS =PPV_S_SMUS_S =PPV_S_SMUS_SM S =PPV_S_SMUS_SM S =PPV_S_TRM_SNR =PPV_S_FN_RT =PPV_S_ENET =PPV_S_U =PPV_S_IMVP =PPV_S_N_GFX_IMVP =PPV_S_PISENS =PPV_S_L =PPV_S_TMS =PPV_S_PUPOWER =PPV_S_PTTISENS =PPVRV_S_S_V =PPV_S_S_PI =PPV_S_N_V_PEG_G =PPSP_S_MEM =PPV_SMWOL_S_VL_ =PPV_SMWOL_S_VLN_ =PPV_SMWOL_S_LK =PPV_S_K =PPV_S_N_VSYN =PPV_S_N =PPV_S_TMS "S" RILS PPV8_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.8V =PPV8_S_FET =PPV8_S_MEMVREF =PPV8_S_MEM =PPV8_ENET_PV8ENETFET PPV8_S_MEM_N M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.8V =PPV8_SM_MEM_N =PPV8_S_N_V =PPV9_ENET_REG PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_IRPORT_UX =PPV_S_FW =PPV_S_PI =PPV_S_T =PPV_S_SMS =PPV_S_SMUS_SM S =PPV_S_PISENS =PPV_S_ENETPWRTL =PPV_S_SMUS_SM_MGMT =PPV_ENET_PVENETFET PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=V =PPV_S_SYSLE =PPV_S_GEYSER =PPV_S_IR =PPV_S_MER PPV9_ENET_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV8_S_YUKON =PPV8RV_ENET_PY =PPV_G_REG =PP8V_G_RUS =PP_G =PPUS_G =PPUS_G =PPV_S_REG =PPV_S_REG "S" RILS PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_S_S_PM =PPV_S_S_US =PPV_S_S_GP =PPV_S_S =PPV_S_FET =PPV_S_S_VSUS US =PPV_S_S_VSUS_ =PPV_S_S_V_VSUS =PPV_S_FWLTEVG =PPV_S_SMUS_S_ME =PPV_S_ROM =PPV_S_L =PPV_S_S_LK =PPV_S_VS =PPV_S_IRPORT_UX PPV_S M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=V =PPV_S_S =PPV_S_PT =PPV_S_US =PPV_S_VVS =PPV_S_V8SV9S =PPV_S_PWRTL =PPV_S_FET "G" RILS PPV_G M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=.V =PPV_G_SM =PPV_G_SMVREF =PPV_G_SMUS_SM_S =PPV_G_ =PPV_G_LISWIT =PPV_G_PWRTL =PPV_G_S_RT =PPV_G_SMUSMUX =PPV_G_LPPLUS PP8V_G M_LE_WIT=. MM M_NEK_WIT=. MM VOLTGE=8.V =PP8V_G_GR PP_G M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=8.V =PPV_G_PVG PPUS_G M_LE_WIT=. mm M_NEK_WIT=. mm VOLTGE=8.V =PPV_S_N_PLL =PPUS_S_FWPWRSW =PPV_S_PU_IMVP =PPV_S_N_GFX_IMVP =PPUS_S_V =PPV_S_V8SV9S =PPV_S_VS =PPV_S_VS =PPV_S_VS =PPV_S_VS =PPV_S_IMVP SYN_MSTER=WFERRY PPLE. Power liases NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE RWG NUMER SYN_TE=//

8 TLE E TLE ITEM TLE ITEM TLE ITEM 8 (EMI P FOR VERTER GONNETOR) SSIS GN TTERY,U,IP IMM ONNETOR SSIS GN ST,LVS ONNETOR SSIS GN GN_SSIS_ST 8 Z9 VOLTGE=V =GN_SSIS_LVS 9.UF 98.UF ONNETOR GN_SSIS_ SSIS GN Z9 I/O ONNETOR SSIS GN GN_SSIS_ Z98 8 VOLTGE=V PRP-L IP IMM ONNETOR GN_SSIS_ENTER SSIS GN Z9 VOLTGE=V RP-SQ IP IMM ONNETOR SSIS GN GN_SSIS_RIGT Z99 VOLTGE=V RP-SQ PU ETSK STNF SREW OLE Z9 Z9 Z9 USE SME Z9 NON SPE O SYMOL /W FOR LY PLEMENT UT, NEE NGE TO IG STNF SYMOL GN_SSIS_ Z9 RP-SQNP % V Z9 Z9 RP-SQNP RP- GN_SSIS_PU GN_SSIS_FNSREW 9.UF 9.UF.UF % % % V V V R9 /W 98 ZS9 EMI-SPRG LIP-SM-M 9.UF % V % V 9.UF %.UF % V V PRP-SQ XRP- STF-.O.9-.R.- STF-.O.9-.R.-SQ N_RIGT_OWN_SREW PU_TERML_SREW_UP Z9 Z9 STF-.O T STF-.O T PU_TERML_SREW_RIGT PU_TERML_SREW_OWN R9 /W =GN_SSIS_GPOWER VT_GN VOLTGE=V =GN_TT_GN =GN_SSIS_U_JK =GN_SSIS_U_MI =GN_SSIS_IPIMM_LEFT =GN GN =GN_SSIS_RJ =GN_SSIS_TMS_UPPER =GN_SSIS_FW_OWN =GN_SSIS_US =GN_SSIS_IPIMM_ENTER =GN_SSIS_IPIMM_RIGT VOLTGE=V 9 9.UF.UF % % V V 9.UF.UF % % V V % V 9 99.UF R9 R9 /W 9 LVS LISES NO-ONNET UNUSE LVS TERFE PORTS LVS LK_N LVS LK_P LVS T_N<> LVS T_N<> LVS T_N<> TP_LVS TN LVS T_P<> LVS T_P<> LVS T_P<> TP_LVS TP TP_LVS TP TP_LVS TN LVS T_P_SPN LVS T_P_SPN LVS T_P_SPN LVS T_P_SPN LVS T_P_SPN LVS T_N_SPN PI_EXPRESS GRPIS LISES NO-ONNET UNUSE SVO TERFE PORTS PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<8> PEG_R_N8_SPN PEG_R_N<9> PEG_R_N9_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_N<> PEG_R_N_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<8> PEG_R_P8_SPN PEG_R_P<9> PEG_R_P9_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R_P<> PEG_R_P_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<8> PEG_R N8_SPN PEG_R N<9> PEG_R N9_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R N<> PEG_R N_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<8> PEG_R P8_SPN PEG_R P<9> PEG_R P9_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN PEG_R P<> PEG_R P_SPN _T_LK _SYN _RST_L _S _S 8 TP S 8 TP S 8 TP S N_FG<> N_FG<> N_FG<> N_FG<> N_FG<8> =GN_SSIS_TMS_OWN =GN_SSIS_FW_UPPER LVS LK_N_SPN LVS LK_P_SPN LVS T_N_SPN LVS T_N_SPN LVS T_N_SPN LVS T_N_SPN Z_TLK Z_SYN Z_RST_L Z_ST<> Z_ST N_S_SPN N_SP_SPN N_SP_SPN N FG LISES TP_N_FG<> TP_N_FG<> TP_N_FG<> TP_N_FG<> TP_N_FG<8> GN_SSIS_ VOLTGE=V ST LISES NO-ONNET UNUSE ST TERFE PORTS ST R_N ST R_N_SPN ST R_P ST R_P_SPN ST R N ST R N_SPN ST R P ST R P_SPN PI_EXP LISES NO-ONNET UNUSE PI_EXP TERFE PORTS TP_PIE R_N TP_PIE R_P TP_PIE R N TP_PIE R P TP_PIE R_N TP_PIE R_P TP_PIE R N TP_PIE R P TP_PIE_EXR_R_N TP_PIE_EXR_R_P TP_PIE_EXR_R N TP_PIE_EXR_R P TP_PIE_FW_R_N TP_PIE_FW_R_P TP_PIE_FW_R N TP_PIE_FW_R P NO-ONNET UNUSE LOK TERFE PORTS TP_K_SR_N K_SR_N_SPN TP_K_SR_P K_SR_P_SPN TP_K_SR_N K_SR_N_SPN TP_K_SR_P K_SR_P_SPN TP_K_SR_N K_SR_N_SPN TP_K_SR_P K_SR_P_SPN K_PI_LK K_PI_LK_SPN K_PI_LK K_PI_LK_SPN =ENET_LKREQ_L ENET_LKREQ_L VR_PWRG_LKEN =S_LK_MPWROK S_ST_LKREQ_L EXTGPU_RST_L MEM <> MEM <> TP_MEM_LKP TP_MEM_LKN TP_MEM_LKP TP_MEM_LKN =GN_U_OE =GN_U_MP SO-IMM LISES NO-ONNET UNUSE RESS TERFE PORTS IRPORT R STNF SREW OLE N ST R_N ST R_P ST R N ST R P =PPV_S_ENET Z9 LOK LISES S LISES NO-ONNET UNUSE LOK TERFE PORTS =YUKON_E_PPV_ENET Ethernet LISES STF-.O.-.-.-T STF-.O.9-.R.- GN_U_OE GN_U_MP ST R_N_SPN ST R_P_SPN ST R N_SPN ST R P_SPN PIE R_N_SPN PIE R_P_SPN PIE R N_SPN PIE R P_SPN PIE R_N_SPN PIE R_P_SPN PIE R N_SPN PIE R P_SPN PIE R_N_SPN PIE R_P_SPN PIE R N_SPN PIE R P_SPN PIE R_N_SPN PIE R_P_SPN PIE R N_SPN PIE R P_SPN VR_PWRG_K LK_MPWROK S_LKM_ST_OE_L TP_S_GP MEM SPN MEM SPN MEM_LK_P SPN MEM_LK_N SPN MEM_LK_P SPN MEM_LK_N SPN N Z XW8 SM XW8 SM =ENET_VM_VLL PRT# NO-ONNET UNUSE FIREWIRE TERFE PORTS 8 =US_EXT_P 8 =US_EXT_N 8 =EXTUS_O_L =US_IRPORT_P =US_IRPORT_N =US_MER_P =US_MER_N =US_IR_P =US_IR_N =US_GEYSER_P =US_GEYSER_N =US_T_P =US_T_N =US_EXT_P =US_EXT_N 8 =EXTUS_O_L =GFX_VR_EN =N_LK_MPWROK =N_LK9M_OT_P =N_LK9M_OT_N =N_LKM_PLLSS_P =N_LKM_PLLSS_N 9 =N_TE_SENSE 9 =N_TE_FORE 9 =N_T_FORE 9 =N_T_SENSE QTY FIREWIRE LISES FW TPS FW TP_P FW TP_N FW TP_P FW TP_N FW TPS FW TP_P FW TP_N FW TP_P FW TP_N =US_G_P =US_G_N TP_US_EXR_P TP_US_EXR_N TP_US_EXT_P TP_US_EXT_N 8 8 ESRIPTN US PORT [] = External US. Port US PORT [] = PI-E Mini ard US PORT [] = G US US PORT [] = MER US PORT [] = IR ONTROLLER 8 US PORT [] = Trackpad(Geyser) US PORT [] = LUETOOT 8 US PORT [] = External US. Port US PORT [8] = Unused US PORT [9] = Unused NLOG SWIT GP PM_EXTTS_L<> PM_EXTTS_L<> N LISES 9 8 SYN_MSTER=GPU PPLE. US_EXT_P US_EXT_N EXTUS_O_L US_IRPORT_P US_IRPORT_N FW TPS_SPN FW TP_P_SPN FW TP_N_SPN FW TP_P_SPN FW TP_N_SPN FW TPS_SPN FW TP_P_SPN FW TP_N_SPN FW TP_P_SPN FW TP_N_SPN REFERENE ESIGNTOR(S) NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE RWG NUMER US_G_P US_EXT_P US_G_N US_EXT_N US_MER_P US_MER_N US_IR_P US_IR_N US_GEYSER_P US_GEYSER_N US_T_P US_T_N US_EXT_P US_EXT_N EXTUS_O_L IMM_OVERTEMP_L IMM_OVERTEMP_L GFX_VR_EN LK_MPWROK N_LK9M_OT_P N_LK9M_OT_N N_LKM_PLLSS_P N_LKM_PLLSS_N US_EXT_P US_EXT_N US_EXT_O_L 8 US_MI_P US_MI_N US_MER_P US_MER_N US_IR_P 8 US_IR_N 8 US_TP_P US_TP_N US_T_P 8 US_T_N 8 US_EXT_P US_EXT_N US_EXT_O_L 8 US_EXR_P US_EXR_N US_EXT_P US_EXT_N OM OPTN 8-9 TERML STNF Z9,Z9,Z9,Z9 STNF STNF WIRELESS Z9 STNF STNF W/TRU OLES,WIRELESS Z9 STNF SIGNL LIS /RESET -9 9 SYN_TE=//

9 8 FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS_ST_L<> FS_REQ_L<> FS_REQ_L<> FS_REQ_L<> FS_REQ_L<> FS_REQ_L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS_ST_L<> PU_M_L PU_FERR_L PU_IGNNE_L PU_STPLK_L PU_TR PU_NMI PU_SMI_L TP_PU_RSV TP_PU_RSV TP_PU_RSV TP_PU_RSV TP_PU_RSV TP_PU_RSV TP_PU_RSV TP_PU_RSV TP_PU_RSV8 TP_PU_RSV9 J U L MEROM L FG K M N 8 J 9 N P P L P P R M ST REQ REQ REQ REQ REQ ST M FERR IGNNE STPLK LT LT SMI RSV RSV RSV RSV RSV RSV RSV RSV RSV8 RSV9 R GROUP R GROUP I RESERVE R.9 % /W PLEMENT_NOTE=Place R near ITP connector (if present) XP_TMS XP_TI XP_TO XP_TK XP_TRST_L K K J L Y U R W U Y U R T T W W Y U V W V M N T V F R 9 % /W ONTROL XP/ITP SIGNLS TERML S NR PRI EFER RY SY R IERR IT LOK RESET RS RS RS TRY IT ITM PM PM PM PM PRY PREQ TK TI TO TMS TRST R PROOT TERM TERM TERMTRIP LK LK LK R.9 % /W R.9 % /W R.9 % /W N E G F E F F F G G G E N FS_S_L FS_NR_L FS_PRI_L FS_EFER_L FS_RY_L FS_SY_L FS_REQ_L PU_IERR_L PU_IT_L FS_LOK_L FS_PURST_L FS_RS_L<> FS_RS_L<> FS_RS_L<> FS_TRY_L FS_IT_L FS_ITM_L XP_PM_L<> XP_PM_L<> XP_PM_L<> XP_PM_L<> XP_PM_L<> XP_PM_L<> XP_TK XP_TI XP_TO XP_TMS XP_TRST_L XP_RESET_L PU_PROOT_L PU_TERM_P PU_TERM_N PM_TRMTRIP_L FS_LK_PU_P FS_LK_PU_N =PPV_S_PU =PPV_S_PU R.9 % /W R.9 % /W PLE LOSE TO PU_TEST P. MKE SURE PU_TEST IS REFERENE TO GN PLE TESTPOT ON FS_IERR_L WIT GN." WY R 8 /W PM_TRMTRIP# SOUL ONNET TO I N GM WIT T (NO STU) 9 =PPV_S_PU R K % /W R.K % /W 9 =PPV_S_PU " MX LENGT FOR PU_GTLREF PU_GTLREF PU_TEST PU_TEST TP_PU_TEST PU_TEST TP_PU_TEST TP_PU_TEST.uF % V 9 PU_SEL<> 9 PU_SEL<> 9 PU_SEL<> R K /W FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS_ST_L_N<> FS_ST_L_P<> FS_V_L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS_ST_L_N<> FS_ST_L_P<> FS_V_L<> R /W E F E G F G E E K G J J F K J N K P R L M L M P P P T R L T N L M N F F R K /W MEROM FG STN STN STP V STP V STN TP V GTLREF TEST TEST TEST TEST TEST TEST SEL SEL SEL T GRP T GRP U MIS T GRP T GRP STN STP V OMP OMP OMP OMP PRSTP PSLP PWR PWRGOO SLP PSI Y V V V T U U Y W Y W W Y U E E F E F E F R U Y E E FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS_ST_L_N<> FS_ST_L_P<> FS_V_L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS_ST_L_N<> FS_ST_L_P<> FS_V_L<> PU_OMP<> PU_OMP<> PU_OMP<> PU_OMP<> PU_PRSTP_L PU_PSLP_L FS_PWR_L PU_PWRG FS_PUSLP_L PU_PSI_L 9 LY NOTE: OMP, ONNET WIT ZO=.OM, MKE TRE LENGT SORTER TN.". OMP, ONNET WIT ZO=OM, MKE TRE LENGT SORTER TN.". SYN_MSTER=T9_ML_NOME R.9 % /W R9.9 % /W R. % /W R8. % /W PU FS SYN_TE=// NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT PPLE. SLE -9 RWG NUMER 8

10 E E9 E E E E E E8 E F F9 F F F F F F8 F V U MEROM FG V VP V VI VI VI VI VI VI VI VSENSE VSSSENSE E9 E E E E E E8 E F9 F F F F F F8 F G V J K M J K M N N R R T T V W F E F E F E F E (PU ORE POWER) =PPVORE_S_PU Standard Voltage:. (esign Target). (FM). (LFM). (SuperLFM). (uto-alt/stop-grant FM). (uto-alt/stop-grant SuperLFM). (Sleep FM).8 (Sleep SuperLFM). (eep Sleep FM). (eep Sleep SuperLFM). (eeper Sleep) 9. (Enhanced eeper Sleep) (PU POWER.V) =PPV_S_PU (PU TERNL PLL POWER.V) =PPV_S_PU PU_VI<> PU_VI<> PU_VI<> PU_VI<> PU_VI<> PU_VI<> PU_VI<> PU_VSENSE_P PU_VSENSE_N m 9 m (before V stable) m (after V stable) Low Voltage:. (esign Target). (esign Target). (FM) 8. (LFM) T (SuperLFM) T (uto-alt/stop-grant FM) T (uto-alt/stop-grant SuperLFM) T (Sleep FM) T (Sleep SuperLFM) T (eep Sleep FM) T (eep Sleep SuperLFM) T (eeper Sleep) T (Enhanced eeper Sleep) R R =PPVORE_S_PU % /W PLEMENT_NOTE=Place within inch of PU, no stub. % /W PLEMENT_NOTE=Place within inch of PU, no stub. 8 8 Ultra Low Voltage: T (FM) T (LFM) T (uto-alt/stop-grant FM) T (uto-alt/stop-grant LFM) T (Sleep FM) T (Sleep LFM) T (eep Sleep FM) T (eep Sleep LFM) T (eeper Sleep) T (Enhanced eeper Sleep) 8 9 F E E E8 E E E E9 E E F F8 F F F F9 F F F G G G G J J J J K K K K L L L L M M M M N N N N P VSS U MEROM FG VSS P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y E E E8 E E E E9 E E F F8 F F F F9 F F PU Power & Ground SYN_MSTER=T9_ML_NOME SYN_TE=// NOTIE PROPRIETRY PROPERTY urrent numbers from Merom for Santa Rosa EMTS, doc #. 8 PPLE. TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE -9 RWG NUMER

11 8 LY NOTE: PLE SIE SOKET VITY (ON OTTOMSIE) LY NOTE: PLE SIE SOKET VITY (ON OTTOMSIE) 8 8 =PPVORE_S_PU LY NOTE: PLE ON OTTOMSIE PU VORE F N ULK EOUPLG x uf. x uf 8 UF UF % % 8-8- UF % 8- UF %.V TNT T UF % 8- UF % 8- UF % 8-,, N NEE TO USE mom PS. UF % 8- UF UF UF UF UF % % % % % UF %.V TNT T UF %.V TNT T UF %.V TNT T UF % 8- UF % 8- LY NOTE: UF % 8- PLE ON OTTOMSIE LY NOTE: PLE LOSE TO PU V (PU Vdd) EOUPLG x uf, x.uf LY NOTE: PLE 8 NER P U VP (PU I/O) EOUPLG X UF, X.UF UF.UF.UF % % %.V V V TNT T 8 8 UF % 8-9 UF % UF UF UF % % % =PPV_S_PU =PPV_S_PU 8 uf % 8.UF % V 8.UF % V SYN_MSTER=MSRWR PPLE. 9.UF % V NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE RWG NUMER.UF % V.UF % V PU ecoupling & VI -9 SYN_TE=//

12 =PPV_S_PU XP_TO R.9 % /W ITP R FS_PURST_L. % /W ITP R. % /W 9 9 (FROM K OST /MZ) 9 XP_RESET_L PU ITPFLEX EUG SUPPORT ITP TK SIGNL LY NOTE: RE TE TK SIGNL FROM ITPFLEX ONNETOR S TK P TO PU S TK P N TEN FORK K FROM PU TK P N RE K TO ITPFLEX ONNETOR S FO P. XP_TI XP_TRST_L (TK) XP_TK ITP_TO PU_XP_LK_N PU_XP_LK_P ITPRESET_L XP_PM_L<> =PPV_S_PU ITP.UF % V ITP J QT-L-9F M-ST-SM S9 XP_TMS (EUG PORT TIVE) 9 LVS_TRL_T LVS_TRL_LK XP_TK(FO) XP_PM_L<> XP_PM_L<> XP_PM_L<> XP_PM_L<> XP_PM_L<> PU_PWRG (R#) TO I8M SYS_RST, N WIT SYSTEM RESET LOGI (EUG PORT RESET) (#) ITE TT ITP IS USG TP I/F, N 9GM IPSET SYSTEM. PU ITPFLEX EUG SYN_MSTER=MSTER SYN_TE=// NOTIE PROPRIETRY PROPERTY 8 PPLE. TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE -9 RWG NUMER

13 8 9 9 =PPVRV_S_FS_N R K % /W R.K % /W R.9 % /W.uF % V R.9 % /W R.9 % /W R % /W R % /W.uF % V FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> N_FS_SWG N_FS_ROMP N_FS_SOMP N_FS_SOMP_L FS_PURST_L FS_PUSLP_L N_FS_VREF E _ G _ G _ M _ G _ F _ N8 _8 _9 M _ N _ N9 P _ K9 _ M _ W _ Y8 _8 V _9 M _ J _ N _ N _ W _ W9 _ N _ Y _ Y9 _8 P _9 W _ N E _ 9 _ 9 8 _9 _ Y E G _ J9 _8 8 _9 J _ E9 _ E J J _ E _ J _8 J _9 E _ J SWG _ROMP W _SOMP W _SOMP _PURST E _PUSLP 9 _VREF 9 _VREF U RESTLE FG ( ) OST 8 _9 _8 _9 _8 _9 _S _ST _ST _NR _PRI _REQ _EFER _SY PLL_LK PLL_LK _PWR _RY _IT _ITM _LOK _TRY _V _V _V _V _STN _STN _STN _STN _STP _STP _STP _STP _REQ _REQ _REQ _REQ _REQ _RS _RS _RS J M F L G K L J K9 P R L9 M N J9 8 E9 E N9 G G 8 E8 F M M 8 K E G K L E M K L K J M E E 8 FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<8> FS L<9> FS L<> FS L<> FS L<> FS L<> FS L<> FS L<> FS_S_L FS_ST_L<> FS_ST_L<> FS_NR_L FS_PRI_L FS_REQ_L FS_EFER_L FS_SY_L FS_LK_N_P FS_LK_N_N FS_PWR_L FS_RY_L FS_IT_L FS_ITM_L FS_LOK_L FS_TRY_L FS_V_L<> FS_V_L<> FS_V_L<> FS_V_L<> FS_ST_L_N<> FS_ST_L_N<> FS_ST_L_N<> FS_ST_L_N<> FS_ST_L_P<> FS_ST_L_P<> FS_ST_L_P<> FS_ST_L_P<> FS_REQ_L<> FS_REQ_L<> FS_REQ_L<> FS_REQ_L<> FS_REQ_L<> FS_RS_L<> FS_RS_L<> FS_RS_L<> SYN_MSTER=T9_ML N PU Interface SYN_TE=// NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT PPLE. SLE RWG NUMER -9 8

14 8 PPV_S_N_VPEG 8 LVS isable an leave all signals N if LVS is not implemented. Tie V_TX_LVS and V_LVS to GN. If SVO is used, V_LVS must remain powered with proper decoupling. Otherwise, tie V_LVS to GN also. TV-Out Signal Usage: omposite: only S-Video: & only omponent:, & Unused outputs must remain powered, but can omit filtering components. Unused outputs should connect to GN through -ohm resistors. TV-Out isable / RT Enable Tie TVx_ and TVx_RTN to GN. Must power all TV rails. V_TVx_ and V G can share filtering with V_RT_. RT isable / TV-Out Enable Tie R/R#/G/G#//#, SYN and VSYN to GN. ll RT/TV rails must be powered. ll rails must be filtered except for V_RT. RT & TV-Out isable Tie TVx_, TVx_RTN, R/R#/G/G#//#, SYN, VSYN and RT_TVO_IREF to GN. an tie the following rails to GN: V_RT_, V G, V_TVx_, V_RT, V_Q and V_SYN. NOTE: Must keep V_TV powered and filtered at all times! Internal Graphics isable Follow instructions for LVS and RT & TV-Out isable above. an also tie RT, L_TRL_, L, SVO_TRL_ and TV_ONSELx to GN. Tie PLL_REF_LK and PLL_REF_SSLK to GN. Tie PLL_REF_LK and PLL_REF_SSLK to V (Vore). Tie V_PLL and V_PLL to V (Vore). Tie V_XG and V_XG_NTF to GN. Leave GFX_VI<..> and GFX_VR_EN as N LVS_KLT_TL LVS_KLT_EN LVS_TRL_LK LVS_TRL_T LVS LK LVS T LVS_V_EN LVS_IG TP_LVS_VG TP_LVS_VREF TP_LVS_VREFL LVS LK_N LVS LK_P LVS LK_N LVS LK_P LVS T_N<> LVS T_N<> LVS T_N<> LVS T_P<> LVS T_P<> LVS T_P<> LVS T_N<> LVS T_N<> LVS T_N<> LVS T_P<> LVS T_P<> LVS T_P<> =TV =TV =TV =TV RTN =TV RTN =TV RTN TV_ONSEL<> TV_ONSEL<> =RT_LUE =RT_LUE_L =RT_GREEN =RT_GREEN_L =RT_RE =RT_RE_L RT LK RT T =RT_SYN_R =RT_TVO_IREF =RT_VSYN_R J K L L_KLT_TRL 9 L_KLT_EN E9 L_TRL_LK E L_TRL_T L LK L T K L L_V_EN LVS_IG L LVS_VG N LVS_VREF N LVS_VREFL LVS_LK LVS_LK E LVS_LK LVS_LK G LVS_T E LVS_T F9 LVS_T G LVS_T E LVS_T F8 G LVS_T LVS_T LVS_T LVS_T E LVS_T LVS_T LVS_T E TV_ G TV_ TV_ F TV_RTN J TV_RTN M P TV_RTN TV_ONSEL TV_ONSEL RT_LUE G RT_LUE K9 RT_GREEN J9 RT_GREEN F9 RT_RE E9 K RT_RE RT LK G RT T F RT_SYN RT_TVO_IREF E RT_VSYN U RESTLE FG ( ) VG TV LVS PI-EXPRESS GRPIS PEG_OMPI PEG_OMPO PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX8 PEG_RX9 PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX8 PEG_RX9 PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_RX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX8 PEG_TX9 PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX8 PEG_TX9 PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX PEG_TX N M J L N T T U Y Y W9 G 9 G G J L M U T9 T W W Y8 G9 G N U9 U N R T Y W W E9 M T8 T N R U W Y Y9 8 G9 E PEG_OMP PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<8> PEG_R_N<9> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_N<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<8> PEG_R_P<9> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R_P<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<8> PEG_R N<9> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R N<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<8> PEG_R P<9> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> PEG_R P<> R.9 % /W SVO lternate Function SVO_TVLK# SVO_T# SVO_FLSTLL# SVO_TVLK SVO_T SVO_FLSTLL SVO_RE# SVO_GREEN# SVO_LUE# SVO_LKN SVO_RE# SVO_GREEN# SVO_LUE# SVO_LKN SVO_RE SVO_GREEN SVO_LUE SVO_LKP SVO_RE SVO_GREEN SVO_LUE SVO_LKP N PEG / Video Interfaces SYN_MSTER=T9_ML SYN_TE=// NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT PPLE. SLE RWG NUMER -9 8

15 8 N_FG<> N_FG<> N_FG<> MI x Select N_FG<> N_FG<> N_FG<8> N_FG<9> PIe Graphics Lane Reversal N_FG<> N_FG<> N_FG<> N_FG<> N_FG<> N_FG<> N_FG<> FS ynamic OT N_FG<> N_FG<8> N_FG<9> MI Lane Reversal N_FG<> oncurrent SVO/PIe x N_FG<:> igh = MIx igh = Normal Low = Reversed igh = Enabled Low = isabled igh = Reversed Low = Normal igh = oth active Low = Only SVO or PIe x = RESERVE = XOR Mode Enabled = ll-z Mode Enabled = Normal Operation RESERVE RESERVE Low = MIx RESERVE RESERVE RESERVE RESERVE RESERVE See elow See elow RESERVE RESERVE RESERVE RESERVE NFG_MI_X R 8 8 N_FG<>.9K /W N_FG<9> NFG_PEG_REVERSE R9.9K /W N_FG<> NFG_YN_OT_ISLE R.9K /W =PPV_S_N_VV NFG_MI_REVERSE R9.9K /W N_FG<9> NFG_SVO_N_PIE R.9K /W N_FG<> =PPV_S_N_VV N FG<8:> used for debug access N FG<:> require IT access =PPV_S_N_VV PM_EXTTS_L<> PM_EXTTS_L<> R K /W K /W 8 8 R TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<8> TP_N_RSV<9> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> 8 TP_MEM_LKP 8 TP_MEM_LKN 8 TP_MEM_LKP 8 TP_MEM_LKN MEM <> MEM <> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> 8 TP_LVS TN 8 TP_LVS TP 8 TP_LVS TN 8 TP_LVS TP TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> TP_N_RSV<> N_SEL<> N_SEL<> N_SEL<> N_FG<> N_FG<> N_FG<> N_FG<> N_FG<> N_FG<8> N_FG<9> TP_N_FG<> TP_N_FG<> TP_N_FG<> TP_N_FG<> TP_N_FG<> TP_N_FG<> N_FG<> TP_N_FG<> TP_N_FG<8> N_FG<9> N_FG<> PM_MUSY_L PU_PRSTP_L VR_PWRGOO_ELY N_RESET_L PM_TRMTRIP_L PM_PRSLPVR TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<8> TP_N_N<9> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> TP_N_N<> P N M RSV P RSV R RSV RSV R RSV R RSV RSV N RSV8 J RSV9 R F9 J8 RSV M RSV L RSV M RSV RSV RSV RSV J RSV K RSV RSV RSV K8 RSV RSV F SM_K G SM_K SM_K SM_K J9 S_M E S_M 9 RSV W RSV K RSV 8 RSV RSV8 RSV9 RSV RSV RSV RSV RSV RSV P N FG FG N FG FG IPU FG IPU F FG IPU N FG IPU G FG IPU J FG8 IPU FG9 IPU R FG IPU L FG IPU J FG IPU E FG IPU E FG IPU K FG IPU M FG IPU M FG IPU L FG8 IP N FG9 IP L FG IP G J PM_M_USY L9 PM_PRSTP L PM_EXT_TS PM_EXT_TS W9 PWROK V RST N TERMTRIP G PRSLPVR J K L9 N N K N L N N L N L N K N8 J N9 E N N N N N 9 N K N FG ( ) RSV R MUXG LK FG MI PM GRPIS VI N U RESTLE ME MIS SM_K SM_K SM_K SM_K SM_K SM_K SM_K SM_K SM_KE SM_KE SM_KE SM_KE SM_S SM_S SM_S SM_S SM_OT SM_OT SM_OT SM_OT SM_ROMP SM_ROMP SM_ROMP_VO SM_ROMP_VOL SM_VREF SM_VREF PLL_REF_LK PLL_REF_LK PLL_REF_SSLK PLL_REF_SSLK PEG_LK PEG_LK MI_RXN MI_RXN MI_RXN MI_RXN MI_RXP MI_RXP MI_RXP MI_RXP MI_TXN MI_TXN MI_TXN MI_TXN MI_TXP MI_TXP MI_TXP MI_TXP GFX_VI GFX_VI GFX_VI GFX_VI GFX_VR_EN L_LK L_T L_PWROK L_RST L_VREF SVO_TRL_LK SVO_TRL_T LKREQ 8 I_SYN TEST TEST V9 V W W W E9 Y 9 G G K G E 8 J J E L K K L R9 W 8 K K N J8 N N M J9 N N J J M M J J M9 M E E M9 K T N9 M K G9 G R MEM_LK_P<> MEM_LK_P<> MEM_LK_P<> MEM_LK_P<> MEM_LK_N<> MEM_LK_N<> MEM_LK_N<> MEM_LK_N<> MEM_KE<> MEM_KE<> MEM_KE<> MEM_KE<> MEM_S_L<> MEM_S_L<> MEM_S_L<> MEM_S_L<> MEM_OT<> MEM_OT<> MEM_OT<> MEM_OT<> MEM_ROMP MEM_ROMP_L MEM_ROMP_VO MEM_ROMP_VOL =N_LK9M_OT_P =N_LK9M_OT_N =N_LKM_PLLSS_P =N_LKM_PLLSS_N N_LKM_PIE_P N_LKM_PIE_N lk used for PEG and MI MI_SN_N<> MI_SN_N<> MI_SN_N<> MI_SN_N<> MI_SN_P<> MI_SN_P<> MI_SN_P<> MI_SN_P<> MI_NS_N<> MI_NS_N<> MI_NS_N<> MI_NS_N<> MI_NS_P<> MI_NS_P<> MI_NS_P<> MI_NS_P<> GFX_VI<> /W LK_N_LK LK_N_T =N_LK_MPWROK LK_N_RESET_L N_LK_VREF R GFX_VI<> GFX_VI<> GFX_VI<> GFX_VI<> =GFX_VR_EN SVO_TRLLK SVO_TRLT N_LKREQ_L N_S_SYN_L N_TEST N_TEST R9 K /W /W R uF % V.uF % V =PPV9_SM_MEM_NVREF =PPV9_SM_MEM_NVREF.uF % V K % /W PPV_SM_N_VX R R 9 % /W =PPV8_SM_MEM_N 8 8 NOTE: GM L_PWROK input must be PWRG signal for PPV_SM, PPV_SMWOL, PPV8_SM, PPV_SM, PPV_SM, PPV9_SM and PPV9_SM. If ME/MT is not used, short L_PWROK to PWROK. PPLE. R % /W R % /W SYN_MSTER=T9_ML NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT SLE.UF % V.UF % V RWG NUMER.UF %.UF % N Misc Interfaces -9 R K % /W R.K % /W R K % /W SYN_TE=//

16 8 MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> R W Y R R T W F8 G J G 9 E W E G E F G F R W T9 W W Y V8 T8 V T W V U T E 8 Y9 G W9 9 Y T T Y R R8 R9 N M8 N T9 N9 M9 N S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q8 S_Q9 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q8 S_Q9 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q8 S_Q9 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q8 S_Q9 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q8 S_Q9 S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q S_Q8 S_Q9 S_Q S_Q S_Q S_Q U RESTLE FG ( ) R SYSTEM MEMORY S_S S_S S_S S_S S_M S_M S_M S_M S_M S_M S_M S_M S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_M S_M S_M S_M S_M S_M S_M S_M S_M8 S_M9 S_M S_M S_M S_M S_RS S_RVEN S_WE 9 K9 F9 L T W8 W G8 Y N T E8 P T P J9 K 8 L K8 J J L8 8 9 E8 G J E8 Y 9 MEM S<> MEM S<> MEM S<> MEM S_L MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <8> MEM <9> MEM <> MEM <> MEM <> MEM <> MEM RS_L TP_MEM RVEN_L MEM WE_L MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<> MEM Q<8> MEM Q<9> MEM Q<> MEM Q<> MEM Q<> MEM Q<> P9 N S_Q R S_Q W S_Q W S_Q N S_Q S_Q V S_Q V9 S_Q S_Q8 S_Q9 9 S_Q E J L K J L E L9 K9 K J Y T S_Q S_Q Y9 S_Q F S_Q F9 S_Q S_Q J S_Q J S_Q8 S_Q9 K S_Q K9 S_Q S_Q K S_Q J S_Q L S_Q J S_Q S_Q K S_Q8 J S_Q9 S_Q K S_Q K S_Q S_Q K S_Q S_Q S_Q E S_Q S_Q8 G S_Q9 J S_Q S_Q K S_Q L S_Q S_Q K S_Q J8 S_Q J S_Q F S_Q8 S_Q9 G S_Q S_Q S_Q E S_Q S_Q S_Q S_Q S_Q R S_Q8 T S_Q9 S_Q Y S_Q U S_Q S_Q U RESTLE FG ( ) R SYSTEM MEMORY S_S S_S S_S S_S S_M S_M S_M S_M S_M S_M S_M S_M S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_M S_M S_M S_M S_M S_M S_M S_M S_M8 S_M9 S_M S_M S_M S_M S_RS S_RVEN S_WE Y G8 G E R 9 K L9 J F W T K K9 J L E V U L K8 K K F V 8 G8 G W F E 9 8 Y8 G E 9 G V Y8 MEM S<> MEM S<> MEM S<> MEM S_L MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM M<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_P<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM QS_N<> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <> MEM <8> MEM <9> MEM <> MEM <> MEM <> MEM <> MEM RS_L TP_MEM RVEN_L MEM WE_L SYN_MSTER=T9_ML N R Interfaces SYN_TE=// NOTIE PROPRIETRY PROPERTY TE FORMTN ONTE ERE IS TE PROPRIETRY PROPERTY PPLE OMPUTER,. TE POSSESSOR GREES TO TE FOLLOWG I TO MT TE OUMENT ONFIENE II NOT TO REPROUE OR OPY IT III NOT TO REVEL OR PULIS WOLE OR PRT PPLE. SLE RWG NUMER -9 8

SCHEM,MBP 15" MLB 12/07/2007. Date TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM. 50 Current Sensing

SCHEM,MBP 15 MLB 12/07/2007. Date TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM. 50 Current Sensing TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

1 SCHEM,MLB,M96 EVT 08/01/2008 BEN M70 YUNWU 45 TEMPERATURE SENSORS M70 M Sudden Motion Sensor (SMS) M76_MLB CHANGZHANG

1 SCHEM,MLB,M96 EVT 08/01/2008 BEN M70 YUNWU 45 TEMPERATURE SENSORS M70 M Sudden Motion Sensor (SMS) M76_MLB CHANGZHANG TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S. THIS RWIN IS THE PROPERTY OF NLO EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IRT, OR USE IN FURNISHIN INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLO EVIES. THE

More information

1 SCHEM,MLB,M96 PVT 09/26/2008 BEN M70 YUNWU 45 TEMPERATURE SENSORS M70 M Sudden Motion Sensor (SMS) M76_MLB SPI ROM CHANGZHANG

1 SCHEM,MLB,M96 PVT 09/26/2008 BEN M70 YUNWU 45 TEMPERATURE SENSORS M70 M Sudden Motion Sensor (SMS) M76_MLB SPI ROM CHANGZHANG TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

SCHEMATIC,MBP15","Contuba" MLB Contents

SCHEMATIC,MBP15,Contuba MLB Contents TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLOG EVIES.

More information

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM ustomer Notice:Linear Technology has made a best effort to and reliable operation in the actual application, omponent affect circuit performance or reliability. ontact Linear pplications Engineering for

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

Amphenol Canada Corp.

Amphenol Canada Corp. HET SINK OPTION = PIN STYLE HET SINK (NIKEL PLTE) N LIP (H=.mm; SN HEIGHT) = PIN STYLE HET SINK (NIKEL PLTE) N LIP (H=.mm; PI HEIGHT) = PIN STYLE HET SINK (NIKEL PLTE) N LIP (H=.mm; TLL) = PIN-FIN HET

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

J30_MLB 46 High Side Current Sensing. 08/03/ System Block Diagram J13_MLB_NON_POR TABLE_TABLEOFCONTENTS_ITEM. 47 Thermal Sensors

J30_MLB 46 High Side Current Sensing. 08/03/ System Block Diagram J13_MLB_NON_POR TABLE_TABLEOFCONTENTS_ITEM. 47 Thermal Sensors TLE_TLEOFONTENTS_HE TLE_TLEOFONTENTS_HE. LL ESISTNE VLUES E OHMS,. WTT +/- %.. LL PITNE VLUES E MIOFS.. LL YSTLS & OSILLTO VLUES E HETZ. SHEM,ML,J // EV EN ESIPTION OF EVISION K PP TE -- Page (.csa) ate

More information

( ) CAGE ASSEMBLY ( )

( ) CAGE ASSEMBLY ( ) THIS RWING IS UNPULISHE. OPYRIGHT 0 Y TYO ELETRONIS ORPORTION RELESE FOR PULITION LL RIGHTS RESERVE. 0 LO IST P LTR ESRIPTION TE WN PV INITIL RELESE MR0 J SH REVISE PER EO00 0PR0 TX SH LIGHT PIPE (.9 )

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

SCHEMATIC REV. DRAWING NO. 9649EE01 REVISIONS JUMPER TABLE CONTROL CHART A A DE N V C L O

SCHEMATIC REV. DRAWING NO. 9649EE01 REVISIONS JUMPER TABLE CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLOG EVIES.

More information

REVISION HISTORY

REVISION HISTORY ISION HISTORY ISLIMER THIS IS PULI OUMENT. lthough the information on this drawing are presented in good faith and believed to be correct, LO ESRIPTION TE PP'V M x mm Flathead screws Payload over Plate

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2)

RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2) RP- LEFT, RP- (ET ) RIGHT OMPONENT ONTROLLER-POWER -0-000 OX 00-0-000 00-0-000 G-0-U () ONNER 0-0-000 () TUING-VINYL 0-0-000 (0MM) ETIL SEL-TRIM,EGE 0-0-000 (0 MM) () TRNSMITTER-IR 90--000 RP- (ET ) TPE-FOM

More information

GP 00 CAGE ASSEMBLY ( ) (DIM.A) EMI SPRING EMI SPRING ( ) ( ) AS SHOWN CONTACT ORGANIZER HOUSING

GP 00 CAGE ASSEMBLY ( ) (DIM.A) EMI SPRING EMI SPRING ( ) ( ) AS SHOWN CONTACT ORGANIZER HOUSING OPYRIGHT Y TYO ELETRONIS ORPORTION RELESE FOR PULITION LO P LTR ESRIPTION RELESE FOR MSS PROUTION 19N1 TX SH REVISE PER EO10190 19OT1 TX SH REVISE PER EO1001 4E1 TX SH (.94 ) GE SSEMLY EMI SPRING (IM.)

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

A01 REVISIONS DWG-CONV, DC-DC, 24VI, 5.1VO RELEASE RLS 7/18/01. Supplier Change Restrictions

A01 REVISIONS DWG-CONV, DC-DC, 24VI, 5.1VO RELEASE RLS 7/18/01. Supplier Change Restrictions REVISIONS WG REV EN NO ESRIPTION PP 0 9398 RELESE RLS 7/8/0 Supplier hange Restrictions FTER NOTIFITION PPROVL Y INTRONIS, IN. THE SUPPLIER S PRT, THE SUPPLIER SHLL NOTIFY INTRONIS OMPONENT ENGINEERING

More information

322R 331K 325B 327Q 331G

322R 331K 325B 327Q 331G 8 RWING. 9-0 MOEL R,,,, 7 R K 7Q G RELESE ZONE TE ISION REOR 9 TE FTR-ORIG 9-0 K,,,,7-07-0-07-0-07-0-07-08-07-0 9-0,,,8,9 9-0 7Q,,,0, 9-0 G,,,, RE YEL -07-0 -07-0 -07-0 -07-08 -07-0 -0-07 -0-0 -0-0 -0-00

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

EMI SPRINGS OUTER LIGHT PIPES , SCALE 5:1 REVERSED OUTER LIGHT PIPES , SCALE 5:1

EMI SPRINGS OUTER LIGHT PIPES , SCALE 5:1 REVERSED OUTER LIGHT PIPES , SCALE 5:1 THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV RELESE PER EO1400878 13JUN14 JV PR REVISE PER EO1010819 10UG1 PP SH GE SSEMLY GSKET FLNGE EMI

More information

Danger of electrical shock, burns or death.

Danger of electrical shock, burns or death. anger of electrical shock, burns or death. lways remove all power sources before a emp ng any repair, service or diagnos c work. Power can be present from shore power, generator, inverter or ba ery. ll

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Danger of electrical shock, burns or death.

Danger of electrical shock, burns or death. anger of electrical shock, burns or death. lways remove all power sources before a emp ng any repair, service or diagnos c work. Power can be present from shore power, generator, inverter or ba ery. ll

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

2 D 4X ( 9.81) SHOWN WITH CAM LEVER AND SPACER IN LOADED POSTION APPLICABLE COMPONENTS (FOR REFERENCE ONLY) NOMINAL TERMINAL SIZE

2 D 4X ( 9.81) SHOWN WITH CAM LEVER AND SPACER IN LOADED POSTION APPLICABLE COMPONENTS (FOR REFERENCE ONLY) NOMINAL TERMINAL SIZE THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. P LTR ESRIPTION TE WN PV G REVISE PER EO0 JUL L M G REVISE PER EO00 MY L M G REVISE PER EO0 0OT L M. PRINT FOR PRT NUMER (SEE

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

A 3 WIRE PASSES THROUGH FLOOR IN THIS AREA.

A 3 WIRE PASSES THROUGH FLOOR IN THIS AREA. PORT-SOLR,SINGLE 9-0-000 G9-0-U () SWITH ETIL J INPUT ONNETIONS WTER PNEL-SERVIE 00000 / -0-HT G9-0-U () HRNESS- SLIEOUT MOTOR 90-0-000 PORTLE STELLITE ISH LE PLTE-WLL 9-0-HT G9-0-U () HRNESS- SLIEOUT

More information

TABLE OF CONTENTS: PAGE 1: MAIN POWER PAGE 2: 12V SUPPLY GOLF CART MOTOR PAGE 3: ELECTRICAL CABINET PAGE 4: BRAKE/ WICKED RELAYS

TABLE OF CONTENTS: PAGE 1: MAIN POWER PAGE 2: 12V SUPPLY GOLF CART MOTOR PAGE 3: ELECTRICAL CABINET PAGE 4: BRAKE/ WICKED RELAYS TLE OF ONTENTS: PGE : MIN POWER PGE : V SUPPLY GOLF RT MOTOR PGE : ELETRIL INET PGE : RKE/ WIKE RELYS PGE : MPSEL ONNETORS PGE : PLSTI TUING OVERE ELETRI HRNESSES PGE : PLSTI TUING OVERE ELETRIL HRNESSES/

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

P/N A042C868 TB-311 TB V +10V +10V LED 59 K23 +10V LED 60 LED 58 LED 47 K15 U18(P2) U14(P1) U18(P0) U18(P1) +10V +10V +10V LED 15 LED 18

P/N A042C868 TB-311 TB V +10V +10V LED 59 K23 +10V LED 60 LED 58 LED 47 K15 U18(P2) U14(P1) U18(P0) U18(P1) +10V +10V +10V LED 15 LED 18 P/N 0 P/N 0H0 TO PUMP ONTROLLER T- T- T- FPDP GEN II S P/N 0G SS P/N 0G P/N 0G ORD LED U(PIN) T- LED T- T- T- T- T- T-0 T-0 T-0 T-0 T-0 T-0 T- T- T-0 T-0 K U(P) T-0 LED U(P0) LED K U(P) LED K U(P) LED

More information

AMPHENOL PART NUMBER CONFIGURATION U98 - C 1 X X - X 0 X X PACKAGING 1 = TRAY PACKAGING

AMPHENOL PART NUMBER CONFIGURATION U98 - C 1 X X - X 0 X X PACKAGING 1 = TRAY PACKAGING HET SIN OPTION SEE MPHENOL PRT NUMER ONFIGURTION U9 - - 0 PGING = TR PGING EN ESRIPTION TE PPROVE H P LOUT ORRETE FE/ M J HET SIN OPTION E MR/ S HET SIN OPTION N ELL-TO-ELL ETIL E OT0/ M INSULTING TPE

More information

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K REVISION REOR EO NO: PPROVE: TE: V_I R 0K.V_REF V 0.uF _SHN V_IN GN GN U GN V_OUT_F V_OUT_S GN LT 0uF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT.V_REF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT 9 00pF

More information

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL

More information

1 OF / Jul-2018

1 OF / Jul-2018 X OX ETIL GROMMET-EGE LER 0-0-000 SEL-TRIM,EGE 0-0-000 (0 MM) () PLTE-WLL, TRIPLE OX HORIZ 9-0-HT LMP 09-0-000 ET SM- OVH,OOR ONNER-F,90 RIGHT NGLE 9-0-000 () MOULE-TERFE, IR IMPT 90-09-000 WIRE SM-EXTENSION,-P

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

SCHEM,MLB,MBP17 05/07/ /25/2007 M75_MLB M75_MLB (MASTER) M75_MLB M75_MLB M75_MLB M75_MLB (MASTER) M75_MLB M75_MLB 01/25/2007 T9_NOME (MASTER)

SCHEM,MLB,MBP17 05/07/ /25/2007 M75_MLB M75_MLB (MASTER) M75_MLB M75_MLB M75_MLB M75_MLB (MASTER) M75_MLB M75_MLB 01/25/2007 T9_NOME (MASTER) TLE_TLEONTENT_HE TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM TLE_TLEONTENT_ITEM

More information

Amphenol Canada Corp.

Amphenol Canada Corp. 28.75 EN ESRIPTION PROPOSL PROPOSL TE MR 01,12 PPROVE PRT NUMER (LST IGIT INITING PKGING TYPE, NOT PRINTE ON THE PRT) FOLE TS TE OE 1. MTERIL: GE: OPPER LLOY PLTING OPTION =2: 2.5um MIN. NIKEL PLTING OPTION

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

725mVAC TP13 *2.85VAC *WITH TONE FULLY COUNTER-CLOCKWISE (BASS BOOST) YELO-1 R19 R177 R mVAC TP k 1% 4.99k 5 U2-B AG1 6 U6-B C16

725mVAC TP13 *2.85VAC *WITH TONE FULLY COUNTER-CLOCKWISE (BASS BOOST) YELO-1 R19 R177 R mVAC TP k 1% 4.99k 5 U2-B AG1 6 U6-B C16 R R E V I S I O N S mv TP0 -V +V 9 R R R. S- R mv 0mV* TP mv TP mv TP *.V YELO- R9 LIP+H REV. ESRIPTION TE PPROVE PR0 -NOV- IK PR0 -FE- IK J H-XLR J9 H-PHONE G pf pf R0 G R09 0 +V -V R R9 G 9 +V R0 k R

More information

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M. Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Revisions Initial raft ate 0/0/ pproved M. NORMN Release to production 0/0/ M. NORMN X hanges made

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z. Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev Revisions & hange Log escription ate Initial raft Feb// pproved listair * MU Pin assignments changed for Feb// listair

More information

TAIL LENGTH # TYP.087 TYP.087 TYP.084 TYP LP CONFIGURATION TAIL DIMENSIONS

TAIL LENGTH # TYP.087 TYP.087 TYP.084 TYP LP CONFIGURATION TAIL DIMENSIONS 3 THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV E NEW SH NUMER MY13 Z SZ E E NEW SH NUMER 22 2FE1 Z SZ E1 NEW SH NUMER 23 MR1 Z SZ E2 REV PER

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

INTLT W INTERIOR LIGHT DISCONNECT OPTION CUSTOMER LINE CONNECTION DISC SW PCB L1 L2 4L1 SEE MODBUS COMMUNICATION OPTION CI/HL DIG IN RS485 SCR RLY4

INTLT W INTERIOR LIGHT DISCONNECT OPTION CUSTOMER LINE CONNECTION DISC SW PCB L1 L2 4L1 SEE MODBUS COMMUNICATION OPTION CI/HL DIG IN RS485 SCR RLY4 LINE 0VPH0/0HZ OR L L L L S LIST LIST OF MTERIL J FU FU FU FU H H HETER R R R R H H L F L SPE LU TERMINLS 0. WHT T T LU T T MTR ORN T T T T LK JP T T YEL MOTOR TERMINLS P OFF ON INTERIOR LIHT 0 INTLT W

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

10K. 2W 5per 450V R pf 500V 1/2W. 1per 250K A R K C12 250K L. 1/2W 1per V R10 C10 1/2W. 1per .022 R18 400V R12 LOW 1M A 22.

10K. 2W 5per 450V R pf 500V 1/2W. 1per 250K A R K C12 250K L. 1/2W 1per V R10 C10 1/2W. 1per .022 R18 400V R12 LOW 1M A 22. E F R R8 R LINE NEUT LINE OR J.50 T LINE NEUT GN UTION: R7 75K TIP TIP_SW SLEEVE 7.00.50 T 8.00 F 0 7 0 R5 75K F 0K W W 0 G RE W 0 G LK F R0 00K J: 0.87 T M THIS SHEMTI IS PROVIE FOR USE Y QULIFIE PERSONNEL.

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Amphenol High Speed Interconnects

Amphenol High Speed Interconnects MTERIL:. EN ESRIPTION TE PPROVE PROPOSL UG 28/1 J.SI GE: OPPER LLO PLTING OPTION =2: 2.5um MIN.NIKEL PLTING OPTION =:.81um MIN. MTTE TIN OVER 1.27um MIN. NIKEL. OTTOM GE GSKET: ONUTIVE RUER GSKET UL-9V-0

More information

DETAIL CAGE ASSEMBLY MATERIAL: NICKEL SILVER, 0.25 THICK HEAT SINK MATERIAL: HEAT SINK CLIP MATERIAL: STAINLESS STEEL

DETAIL CAGE ASSEMBLY MATERIAL: NICKEL SILVER, 0.25 THICK HEAT SINK MATERIAL: HEAT SINK CLIP MATERIAL: STAINLESS STEEL THIS RWING IS UNPULISHE. OPYRIGHT 00 RELESE FOR PULITION 00 LO GP LL RIGHTS RESERVE. Y MX ETIL S SLE 0: GE SSEMLY MTERIL: NIKEL SILVER, 0. THIK HET SINK MTERIL: LUUM HET SINK LIP MTERIL: STINLESS STEEL

More information

3 EUROPOWER PMP6000 PCB Schematic behringer.com

3 EUROPOWER PMP6000 PCB Schematic behringer.com EUROPOWER PMP EUROPOWER PMP L V S N I S P/ST OUT STI SL P/SL IN STO P SL SL P LRL LR RST ML RST ML XTI INT/EXT XTO EM V XIN EM RST YPSS R RST GN XOUT M IF V Q IF M N VL N N N V GN N P P / N R LVL I - S

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

1 OF / Nov-2017

1 OF / Nov-2017 X OX ETIL GROMMET-EGE LINER 0-0-000 SEL-TRIM,EGE 0-0-000 (0 MM) () PLTE-WLL, TRIPLE OX HORIZ 9-0-HT LMP 09-0-000 INET SM- OVH,OOR ONNER-F,90 RIGHT NGLE 9-0-000 () MOULE-INTERFE, IR IMPT 90-09-000 WIRE

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

CS P/N A042C868 SS P/N A042F943 TB-6 TB-8 TB-11 TO PUMP CONTROLLER TB-311 TB-312 TB V +10V +10V +10V LED 59 K23 LED 60 LED 58 LED 47 K15

CS P/N A042C868 SS P/N A042F943 TB-6 TB-8 TB-11 TO PUMP CONTROLLER TB-311 TB-312 TB V +10V +10V +10V LED 59 K23 LED 60 LED 58 LED 47 K15 TO PUMP ONTROLLER S P/N 0 SS P/N 0F T- T- T- P/N 0H0 FPDP GEN II S P/N 0G SS P/N 0G P/N 0G ORD LED U(PIN) T- LED T- T- T- T- T- T-0 T-0 T-0 T-0 T-0 T-0 T- T- T-0 T-0 K U(P) T-0 LED K U(P0) LED K U(P) LED

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

TO PUMP CONTROLLER TB-304 TB-311 TB-312 TB-302 TB V +10V LED 59 K23 +10V +10V LED 60 LED 58 LED 47 K15 U18(P2) U14(P1) U18(P0) U18(P1) +10V

TO PUMP CONTROLLER TB-304 TB-311 TB-312 TB-302 TB V +10V LED 59 K23 +10V +10V LED 60 LED 58 LED 47 K15 U18(P2) U14(P1) U18(P0) U18(P1) +10V TO PUMP ONTROLLER S P/N 0 SS P/N 0F T- T- T- P/N 0J FPDP GEN II S P/N 0G SS P/N 0G P/N 0G ORD LED U(PIN) T- LED T- T- T- T- T- T-0 T-0 T-0 T-0 T-0 T-0 T- T- T-0 T-0 K U(P) T-0 LED K U(P0) LED K U(P) LED

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

ENGINE PERFORMANCE > 7.4L

ENGINE PERFORMANCE > 7.4L //0 Printer Friendly View Service anual: SYSTE WIRING IGRS P0 ENGINE PERFORNE >.L hevrolet Forward ontrol.l Eng P0 Fig :.L (VIN N), Engine Performance ircuits, /T ommercial hassis and otorhome ( of ) TRNSISSION

More information

Precision, Quad, SPST Analog Switches

Precision, Quad, SPST Analog Switches 9-022; Rev ; 4/94 Precision, Quad, SPST nalog Switches General escription The are precision, quad, single-pole single-throw (SPST) analog switches. The MX35 has four normally closed (N), and the MX352

More information

ES-TA-3..1 Six- and Ten-Input E-Stop Safety Modules with DeviceNet

ES-TA-3..1 Six- and Ten-Input E-Stop Safety Modules with DeviceNet Emergeny Stop Sfety Moules Moel Seletion ES-TA-3..1 Six- n Ten-Input E-Stop Sfety Moules with DevieNet Sfety Moules s up to ten normlly lose emergeny stop swith iruits for ontt filure or wiring fult Diverse-reunnt

More information

2 CONTROL-HTR CHT

2 CONTROL-HTR CHT LIGHT-TPE, LE 9-0-HT ONTROL-HRGE,SOLR 9-0-000 G-0-U () PNEL-MONITOR -0-000 G-0-0U () M HS- ( G LK/0 G YEL) HS ( G LK) LIGHT-TPE, LE 9--HT LIGHT-TPE,LE,IFFUSE 900--HT LIGHT-TPE, LE 9--HT HT- ( G GRN/0 G

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

P/N A042C868 TO PUMP CONTROLLER TB-307 TB-311 TB V +10V +10V LED 59 K23 +10V LED 60 LED 47 LED 58 K15 U18(P2) U14(P1) U18(P1) U18(P0) +10V

P/N A042C868 TO PUMP CONTROLLER TB-307 TB-311 TB V +10V +10V LED 59 K23 +10V LED 60 LED 47 LED 58 K15 U18(P2) U14(P1) U18(P1) U18(P0) +10V P/N 0 P/N 0H0 TO PUMP ONTROLLER T- T- T- FPDP GEN II S P/N 0G SS P/N 0G P/N 0G ORD LED U(PIN) T- LED T- T- T- T- T- T-0 T-0 T-0 T-0 T-0 T-0 T- T- T-0 T-0 K U(P) T-0 LED K U(P0) LED K U(P) LED K U(P) LED

More information

PRELIMINARY GP 00 MATERIAL. MINIMUM PC BOARD THICKNESS: SINGLE SIDED = 1.45mm BELLY TO BELLY = 2.25mm PADS AND VIAS CHASSIS GROUND 1X2 CAGE ASSEMBLY

PRELIMINARY GP 00 MATERIAL. MINIMUM PC BOARD THICKNESS: SINGLE SIDED = 1.45mm BELLY TO BELLY = 2.25mm PADS AND VIAS CHASSIS GROUND 1X2 CAGE ASSEMBLY THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. 1 MTERIL: GE SSEMLY: NIKEL SILVER LLOY EMI SPRINGS: OPPER LLOY P GSKET: RF SORER LO IST P LTR ESRIPTION TE WN PV REVISE PER EO17

More information