Lecture 1. How to Boot a PC. Andrei Pitiș. October 8, Operating Systems Practical. OSP Lecture 1, Booting 1/30
|
|
- Dora Shelton
- 6 years ago
- Views:
Transcription
1 Lecture 1 How to Boot a PC Andrei Pitiș Operating Systems Practical October 8, 2014 OSP Lecture 1, Booting 1/30
2 Table of Contents Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 2/30
3 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 3/30
4 Hardware Processor Protected mode Memory Segmentation I/O subsystems Interrupt controller (8259) Timer (8253/8254) Keyboard Display OSP Lecture 1, Booting 4/30
5 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 5/30
6 Processor - x86 Registers: AX, BX, CX, DX SI, DI CS, DS, ES, SS SP, BP, IP Flags GDTR, LDTR, IDTR OSP Lecture 1, Booting 6/30
7 Protected Mode OSP Lecture 1, Booting 7/30
8 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 8/30
9 Segmentation OSP Lecture 1, Booting 9/30
10 LDT/GDT LDT1 d e s c r i p t o r <,,, > ; dummy 07h d e s c r i p t o r <01000h, o f f s e t code1,, b> ; code 0Fh d e s c r i p t o r <01000h, o f f s e t data1,, b> ; data 17h d e s c r i p t o r <,, 2, b> ; s t a c k 1Fh d e s c r i p t o r <00001h, o f f s e t shdata,, b> ; s h a r e d data 27h GDT d e s c r i p t o r <,,, > ; dummy 0h d e s c r i p t o r <0FFFFh,,, b> ; code 8h d e s c r i p t o r <0FFFFh,,, b> ; data 10h d e s c r i p t o r <,,, b> ; s t a c k 18h d e s c r i p t o r <0FFFFh, 8000h, 0Bh, b> ; v i d e o 23h d e s c r i p t o r <00007h, o f f s e t LDT0,, b> ; LDT0 28h d e s c r i p t o r <0002Bh, o f f s e t TSS0,, b> ; TSS0 30h OSP Lecture 1, Booting 10/30
11 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 11/30
12 PIC OSP Lecture 1, Booting 12/30
13 cascade The original 8086 had only one PIC Needed more devices - cascaded a second PIC OSP Lecture 1, Booting 13/30
14 Interrupts - real mode Exception handlers 02 - NMI Exception handlers 08-0F - IRQ0 - IRQ7 10-6F - Software interrupts IRQ8 - IRQ15 78-FF - Software interrupts OSP Lecture 1, Booting 14/30
15 Interrupts - protected mode IDT - Interrupt Descriptor Table OSP Lecture 1, Booting 15/30
16 init 8259 i n i t proc near mov al, 1 1 h ; ICW1 : edge, c a l l a d d r e s s i n t e r v a l 8, cascaded, sed ICW4 out 20h, a l out 0A0h, a l mov al, 2 0 h ; ICW2 : f i r s t 8 IRQs s t a r t a t 20h a f t e r t h e r e s e r v e d e x c e p t i o n s out 21h, a l mov al, 28 h ; ICW2 : next 8 IRQS are immediately a f t e r out 0A1h, a l mov al, 4 ; ICW3 : IRQ2 i s c o n n e c t e d to a s l a v e out 21h, a l mov al, 2 out 0A1h, a l ; ICW3 : Slave ID 2 mov al, 1 ; ICW4 : 8086 Mode out 021h, a l out 0A1h, a l mov al, 0 FFh out 0A1h, a l ; OCW1: Mask a l l i n t s on PIC2 mov al, 0 FCh ; OCW1: mask a l l i n t s but timer and keyboard on PIC1 out 021h, a l r e t endp OSP Lecture 1, Booting 16/30
17 Timer OSP Lecture 1, Booting 17/30
18 Timer OSP Lecture 1, Booting 18/30
19 Timer i n i t proc near mov al, 36 h ; LSB then MSB, mode 011 out 43h, a l mov ax, ; c l o c k f r e q i s H z, 1/3 NTSC c o l o r s u b c a r r i e r f r e q jmp $ + 2 jmp $ + 2 out 40h, a l jmp $ + 2 jmp $ + 2 mov al, ah out 40h, a l r e t s endp OSP Lecture 1, Booting 19/30
20 Scheduler c l k proc f a r ; Task s c h e d u l e r (100 Hz ) push ax push bx push ds mov ax, 1 0 h mov ds, ax add cmp j n e mov jmp task, 18 h task, 88 h j m p f a r task, 40 h j m p f a r jmpfar : mov bx, task and GDT[ bx ]. r i g h t s, 0 FDh mov out pop pop pop al, 2 0 h 20h, a l ds bx ax t a s k db 0EAh ; jmp TSSi ( i = 1, 2, 3) dw 0 dw 40h i r e t OSP Lecture 1, Booting 20/30
21 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 21/30
22 Boot process POST Search boot device: floppy, HD, etc Load MBR at 0000:7C00 Jump at that address Usually the code in the MBR looks for the active partition, loads its first sector also at 7C00 and jumps there We will instead load sectors from the disk and jump OSP Lecture 1, Booting 22/30
23 Boot sequence OSP Lecture 1, Booting 23/30
24 Bootstrap s t a r t : c l i r e a l s t a r t : xor ax, ax mov ss, ax mov sp, 7 C00h mov s i, sp mov ds, ax mov es, ax s t i c l d mov di, h mov cx, h repnz movsw db 0EAh dw 61Dh, 0 ; jmp f a r ptr 0000:061D OSP Lecture 1, Booting 24/30
25 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 25/30
26 Keywords processor memory i/o subsystems boot process bootstrap 0x7c00 interrupts timer OSP Lecture 1, Booting 26/30
27 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 27/30
28 Resources Use the source, Luke! OSP Lecture 1, Booting 28/30
29 Outline Hardware Processor Memory I/O subsystems Boot Process Keywords Resources Questions OSP Lecture 1, Booting 29/30
30 Questions? OSP Lecture 1, Booting 30/30
EEE Lecture 1 -1-
EEE3410 - Lecture 1-1- 1. PC -> Address Move content of the Program Counter to Address Bus 2. Mem(Add) -> ID Move the Data at Location Add from main memory to Instruction Decoder (ID) 3. Acc s -> ALU Move
More informationLABORATORY MANUAL MICROPROCESSORS AND MICROCONTROLLERS. S.E (I.T) ( S e m. IV)
LABORATORY MANUAL MICROPROCESSORS AND MICROCONTROLLERS S.E (I.T) ( S e m. IV) 1 I n d e x Serial No. T i tl e P a g e N o. 1 8 bit addition with carry 3 2 16 bit addition with carry 5 3 8 bit multiplication
More informationAdministrivia. Course Objectives. Overview. Lecture Notes Week markem/cs333/ 2. Staff. 3. Prerequisites. 4. Grading. 1. Theory and application
Administrivia 1. markem/cs333/ 2. Staff 3. Prerequisites 4. Grading Course Objectives 1. Theory and application 2. Benefits 3. Labs TAs Overview 1. What is a computer system? CPU PC ALU System bus Memory
More informationSystem Data Bus (8-bit) Data Buffer. Internal Data Bus (8-bit) 8-bit register (R) 3-bit address 16-bit register pair (P) 2-bit address
Intel 8080 CPU block diagram 8 System Data Bus (8-bit) Data Buffer Registry Array B 8 C Internal Data Bus (8-bit) F D E H L ALU SP A PC Address Buffer 16 System Address Bus (16-bit) Internal register addressing:
More informationComputer Architecture
Computer Architecture QtSpim, a Mips simulator S. Coudert and R. Pacalet January 4, 2018..................... Memory Mapping 0xFFFF000C 0xFFFF0008 0xFFFF0004 0xffff0000 0x90000000 0x80000000 0x7ffff4d4
More informationLABORATORY MANUAL MICROPROCESSOR AND MICROCONTROLLER
LABORATORY MANUAL S u b j e c t : MICROPROCESSOR AND MICROCONTROLLER TE (E lectr onics) ( S e m V ) 1 I n d e x Serial No T i tl e P a g e N o M i c r o p r o c e s s o r 8 0 8 5 1 8 Bit Addition by Direct
More informationvsyscall and vdso Adrien «schischi» Schildknecht vsyscall and vdso March 17, 2014
March 17, 2014 Section 1 Introduction Goal In computing, a system call is how a program requests a service from an operating system s kernel. This may include hardware related services (e.g. accessing
More information4.2.2 B X_BE ( BX i s B elow o r E qual) is a symbolic location JNBE / JA instruction if Not (Below or Equal) or if Above No Ex. Cy = 0 AND Z= 0
4.2 Terms used in comparison Above and Below used for comparing Unsig ned numbers. Greater than and less than used when c omparing signed numbers. All Intel microprocessors use this conventio n. Accordingly,
More informationOperating systems and concurrency B03
Operating systems and concurrency B03 David Kendall Northumbria University David Kendall (Northumbria University) Operating systems and concurrency B03 1 / 13 Introduction A key function of OS is interrupt
More informationDigital Techniques. Figure 1: Block diagram of digital computer. Processor or Arithmetic logic unit ALU. Control Unit. Storage or memory unit
Digital Techniques 1. Binary System The digital computer is the best example of a digital system. A main characteristic of digital system is its ability to manipulate discrete elements of information.
More informationQuantum Computing Virtual Machine. Author: Alexandru Gheorghiu Scientific advisor: PhD. Lorina Negreanu
Quantum Computing Virtual Machine Author: Alexandru Gheorghiu Scientific advisor: PhD. Lorina Negreanu Quantum Computing Virtual Machine Quantum Computing Computer science + quantum mechanics = quantum
More informationI/O Devices. Device. Lecture Notes Week 8
I/O Devices CPU PC ALU System bus Memory bus Bus interface I/O bridge Main memory USB Graphics adapter I/O bus Disk other devices such as network adapters Mouse Keyboard Disk hello executable stored on
More informationBuilding a Computer. Quiz #2 on 10/31, open book and notes. (This is the last lecture covered) I wonder where this goes? L16- Building a Computer 1
Building a Computer I wonder where this goes? B LU MIPS Kit Quiz # on /3, open book and notes (This is the last lecture covered) Comp 4 Fall 7 /4/7 L6- Building a Computer THIS IS IT! Motivating Force
More informationSimple Instruction-Pipelining (cont.) Pipelining Jumps
6.823, L9--1 Simple ruction-pipelining (cont.) + Interrupts Updated March 6, 2000 Laboratory for Computer Science M.I.T. http://www.csg.lcs.mit.edu/6.823 Src1 ( j / ~j ) Src2 ( / Ind) Pipelining Jumps
More informationECEN 651: Microprogrammed Control of Digital Systems Department of Electrical and Computer Engineering Texas A&M University
ECEN 651: Microprogrammed Control of Digital Systems Department of Electrical and Computer Engineering Texas A&M University Prof. Mi Lu TA: Ehsan Rohani Laboratory Exercise #4 MIPS Assembly and Simulation
More informationINT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+
19-3806; Rev 1; 7/07 INT RST Ω μ PART MAX7323AEE+ MAX7323ATE+ * TEMP RANGE -40 C to +125 C -40 C to +125 C PIN- PACKAGE TOP MARK PKG CODE 16 QSOP E16-4 16 TQFN-EP* 3mm x 3mm ADE T1633-4 PART INPUTS INTERRUPT
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationLSN 15 Processor Scheduling
LSN 15 Processor Scheduling ECT362 Operating Systems Department of Engineering Technology LSN 15 Processor Scheduling LSN 15 FCFS/FIFO Scheduling Each process joins the Ready queue When the current process
More informationThe conceptual view. by Gerrit Muller University of Southeast Norway-NISE
by Gerrit Muller University of Southeast Norway-NISE e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The purpose of the conceptual view is described. A number of methods or models is given to use
More informationS56 (5.1) Polynomials.notebook August 25, 2016
Q1. Simplify Daily Practice 28.6.2016 Q2. Evaluate Today we will be learning about Polynomials. Q3. Write in completed square form x 2 + 4x + 7 Q4. State the equation of the line joining (0, 3) and (4,
More informationMark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions
Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic
More informationOPTICAL DESIGN. FIES fibre assemblies B and C. of the. LENS-TECH AB Bo Lindberg Document name: Optical_documentation_FIES_fiber_BC_2
OPTICAL DESIGN f h FIES fb ssmbs B d C LENS-TECH AB B Ldbg 2-4-3 Dcm m: Opc_dcm_FIES_fb_BC_2 Idc Ths p s dcm f h pc dsg f h FIES fb ssmbs B d C Th mchc dsg s shw I s shw h ssmb dwg md b Ahs Uvs Fb c Th
More informationEECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs. Cross-coupled NOR gates
EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs April 16, 2009 John Wawrzynek Spring 2009 EECS150 - Lec24-blocks Page 1 Cross-coupled NOR gates remember, If both R=0 & S=0, then
More informationNo-Bend Orthogonal Drawings of Subdivisions of Planar Triconnected Cubic Graphs
N-B Oh Dw f Sv f P Tcc Cc Gh (Ex Ac) M. S Rh, N E, T Nhz G Sch f If Scc, Th Uvy, A-y 05, S 980-8579, J. {,}@hz.c.h.c. h@c.h.c. Ac. A h h wh fx. I - h w f h, ch vx w ch w hz vc. A h hv - h w f f h - h w.
More informationOperation Modi of the Timer
PIAT ; Continuation Operation Modi of the Timer o Modus 0 : stopping the counter LC and UC are holded. IRQT is disabled (bit 7 of CMCR get 0) UF is be deleted (Bit 7 of SR) The data in UC, LC, UL, LL und
More informationA Second Datapath Example YH16
A Second Datapath Example YH16 Lecture 09 Prof. Yih Huang S365 1 A 16-Bit Architecture: YH16 A word is 16 bit wide 32 general purpose registers, 16 bits each Like MIPS, 0 is hardwired zero. 16 bit P 16
More informationThe Magic of Negative Numbers in Computers
IOSR Journal of Mathematics (IOSR-JM) e-issn: 2278-5728, p-issn: 2319-765X. Volume 12, Issue 4 Ver. I (Jul. - Aug.2016), PP 92-98 www.iosrjournals.org The Magic of Negative Numbers in Computers U. Sridevi
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor
More informationNumbers and Arithmetic
Numbers and Arithmetic See: P&H Chapter 2.4 2.6, 3.2, C.5 C.6 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register file alu
More informationHakim Weatherspoon CS 3410 Computer Science Cornell University
Hakim Weatherspoon CS 3410 Computer Science Cornell University The slides are the product of many rounds of teaching CS 3410 by Professors Weatherspoon, Bala, Bracy, and Sirer. memory inst 32 register
More informationOn my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work
Lab 5 : Linking Name: Sign the following statement: On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work 1 Objective The main objective of this lab is to experiment
More informationLast lecture: Recurrence relations and differential equations. The solution to the differential equation dx
Last lecture: Recurrence relations and differential equations The solution to the differential equation dx = ax is x(t) = ce ax, where c = x() is determined by the initial conditions x(t) Let X(t) = and
More informationECE290 Fall 2012 Lecture 22. Dr. Zbigniew Kalbarczyk
ECE290 Fall 2012 Lecture 22 Dr. Zbigniew Kalbarczyk Today LC-3 Micro-sequencer (the control store) LC-3 Micro-programmed control memory LC-3 Micro-instruction format LC -3 Micro-sequencer (the circuitry)
More informationL07-L09 recap: Fundamental lesson(s)!
L7-L9 recap: Fundamental lesson(s)! Over the next 3 lectures (using the IPS ISA as context) I ll explain:! How functions are treated and processed in assembly! How system calls are enabled in assembly!
More informationUser Manual. 1000BASE-T1 SFP Module
User Manual 1000BAS-1 SFP Module Version 0.4 05. March 2018 echnica ngineering GmbH Fax: +49-89-200-072430 Leopoldstraße 236 mail: Info@technica-engineering.de 80807 München www.technica-engineering.de
More informationEnrico Nardelli Logic Circuits and Computer Architecture
Enrico Nardelli Logic Circuits and Computer Architecture Appendix B The design of VS0: a very simple CPU Rev. 1.4 (2009-10) by Enrico Nardelli B - 1 Instruction set Just 4 instructions LOAD M - Copy into
More informationWEAR A COLLAR RAISE A DOLLAR THIS
WEAR A COLLAR RAISE A DOLLAR THIS f Ac D A Wc Thk f k f Db. Db h f h f Ac D A b h Ocb., h W h f, b D. c h A D c f A Ab Ac D A T Rx A Ib T Ac D A Lb G R h h hc b. O, f h k, k k h b ffc, f b, f hch k k ch
More informationCPSC 3300 Spring 2017 Exam 2
CPSC 3300 Spring 2017 Exam 2 Name: 1. Matching. Write the correct term from the list into each blank. (2 pts. each) structural hazard EPIC forwarding precise exception hardwired load-use data hazard VLIW
More informationPowerView Modbus Registers (Ver 3.2)
PowerView Modbus Registers (Ver 3.2) PowerView Modbus Holding Registers* Register Description Decimal Places Units Range per Bit Resolution Available Value for data not 40001 Accelerator Pedal Position
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationSA Technical Datasheet v2.1.doc
Programmable, RGB-backlit LCD Keyswitches SA3216 SA3624 SA6432 2006 copyright [E³] Engstler Elektronik Entwicklung GmbH. All rights reserved. intentionally left blank 2 of 31 Table of Content Table of
More informationMenu. 7-Segment LED. Misc. 7-Segment LED MSI Components >MUX >Adders Memory Devices >D-FF, RAM, ROM Computer/Microprocessor >GCPU
Menu 7-Segment LED MSI Components >MUX >Adders Memory Devices >D-FF, RAM, ROM Computer/Microprocessor >GCPU Look into my... 1 7-Segment LED a b c h GND c g b d f a e h Show 7-segment LED in LogicWorks,
More informationGATE SOLVED PAPER - EC
2013 ONE MARK Q. 1 A bulb in a staircase has two switches, one switch being at the ground floor and the other one at the first floor. The bulb can be turned ON and also can be turned OFF by any one of
More informationCase Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:
SCOPE: CMOS, BUFFERED, MULTIPLYING 8-BIT D/A CONVERTER Type Generic Number Circuit Function 0 MX7528S(x)/883B DAC with ±4 LSB 02 MX7528T(x)/883B DAC with ±2 LSB 03 MX7528U(x)/883B DAC with ± LSB Case Outline(s).
More informationECE 3401 Lecture 23. Pipeline Design. State Table for 2-Cycle Instructions. Control Unit. ISA: Instruction Specifications (for reference)
ECE 3401 Lecture 23 Pipeline Design Control State Register Combinational Control Logic New/ Modified Control Word ISA: Instruction Specifications (for reference) P C P C + 1 I N F I R M [ P C ] E X 0 PC
More informationCSCI-564 Advanced Computer Architecture
CSCI-564 Advanced Computer Architecture Lecture 8: Handling Exceptions and Interrupts / Superscalar Bo Wu Colorado School of Mines Branch Delay Slots (expose control hazard to software) Change the ISA
More informationCS 347 Parallel and Distributed Data Processing
CS 347 Parallel and Distributed Data Processing Spring 2016 Notes 4: Query Optimization Query Optimization Cost estimation Strategies for exploring plans Q min CS 347 Notes 4 2 Cost Estimation Based on
More informationTribhuvan University Institute of Science and Technology 2067
11CSc. MTH. -2067 Tribhuvan University Institute of Science and Technology 2067 Bachelor Level/First Year/ Second Semester/ Science Full Marks: 80 Computer Science and Information Technology Pass Marks:
More informationCMP 338: Third Class
CMP 338: Third Class HW 2 solution Conversion between bases The TINY processor Abstraction and separation of concerns Circuit design big picture Moore s law and chip fabrication cost Performance What does
More informationChe-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University
Che-Wei Chang chewei@mail.cgu.edu.tw Department of Computer Science and Information Engineering, Chang Gung University } 2017/11/15 Midterm } 2017/11/22 Final Project Announcement 2 1. Introduction 2.
More informationParts Manual. EPIC II Critical Care Bed REF 2031
EPIC II Critical Care Bed REF 2031 Parts Manual For parts or technical assistance call: USA: 1-800-327-0770 2013/05 B.0 2031-109-006 REV B www.stryker.com Table of Contents English Product Labels... 4
More informationVMware VMmark V1.1 Results
Vendor and Hardware Platform: IBM System x3950 M2 Virtualization Platform: VMware ESX 3.5.0 U2 Build 110181 Performance VMware VMmark V1.1 Results Tested By: IBM Inc., RTP, NC Test Date: 2008-09-20 Performance
More information80C186EC 80C188EC AND 80L186EC 80L188EC 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS
80C186EC 80C188EC AND 80L186EC 80L188EC 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSORS X Fully Static Operation X True CMOS Inputs and Outputs Y Y Y Integrated Feature Set Low-Power Static Enhanced 8086 CPU
More informationHardware testing and design for testability. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Hardware testing and design for testability Introduction A Digital System requires testing before and after it is manufactured 2 Level 1: behavioral modeling and test benches
More informationHN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM
8192-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-374A (Z) Rev. 1.0 Apr. 12, 1995 Description The Hitachi HN58C65 is a electrically erasable and programmable ROM organized as 8192-word
More information[2] Predicting the direction of a branch is not enough. What else is necessary?
[2] What are the two main ways to define performance? [2] Predicting the direction of a branch is not enough. What else is necessary? [2] The power consumed by a chip has increased over time, but the clock
More informationHN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.
8192-word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM ADE-203-375F (Z) Rev. 6.0 Apr. 12, 1995 Description The Hitachi HN58C66 is a electrically erasable and programmable ROM organized as
More informationFinite State Machines CS 64: Computer Organization and Design Logic Lecture #15 Fall 2018
Finite State Machines CS 64: Computer Organization and Design Logic Lecture #15 Fall 2018 Ziad Matni, Ph.D. Dept. of Computer Science, UCSB Administrative The Last 2 Weeks of CS 64: Date L # Topic Lab
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 19: Adder Design
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 19: Adder Design [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN 411 L19
More informationInput, Output, and Automation in x86 Proved. Jason Gross Hosted by Andrew Kennedy Summer 2014
Input, Output, and Automation in x86 Proved Jason Gross Hosted by Andrew Kennedy Summer 2014 Verified I/O Programs When doing formal verification, come up with the simplest non-trivial example you can.
More informationTR7707. TR7707 Document No.:TR7707 Version: x240 dot Graphics Mono up to16 grayscale STN-LCD Driver/Controller INTRODUCTION FEATURES
TR7707 Document No.TR7707 Version 004 TR7707 320 x240 dot Graphics Mono up to16 grayscale STN-LCD Driver/Controller INTRODUCTION The TR7707 is a single chip, 16-grayscale/Mono STN-LCD driver with controller
More informationRandom Number Generation Is Getting Harder It s Time to Pay Attention
SESSION ID: PDAC-F03 Random Number Generation Is Getting Harder It s Time to Pay Attention Richard Moulds General Manager Whitewood Richard Hughes Laboratory Fellow (Retired) Los Alamos National Laboratory
More informationName: ID# a) Complete the state transition table for the aforementioned circuit
UNIVERSITY OF CALIFORNIA Department of Electrical Engineering and Computer Sciences EECS150 Fall 2001 Prof. Subramanian Final Examination 1) You are to design a sequential circuit with two JK FFs A and
More informationGrabber. Technical Manual
Grabber 0 MHZ Analog Signal Digitizer Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIGHT Grabber, and A-Engine are trademarks of TERN,
More informationSRAM & FLASH Mixed Module
128K x 16 SRAM & 512K x 16 FLASH SRAM / FLASH MEMORY ARRAY SRAM & FLASH PIN ASSIGNMENT (Top View) 68 Lead CQFP (QT) FEATURES Operation with single 5V supply High speed: 35ns SRAM, 90ns FLASH Built in decoupling
More informationHN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM
32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word
More informationYEAR III SEMESTER - V
YEAR III SEMESTER - V Remarks Total Marks Semester V Teaching Schedule Hours/Week College of Biomedical Engineering & Applied Sciences Microsyllabus NUMERICAL METHODS BEG 389 CO Final Examination Schedule
More informationOutline. policies for the first part. with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014
Outline 1 midterm exam on Friday 11 July 2014 policies for the first part 2 questions with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014 Intro
More informationELEVATOR CONTROL CIRCUIT. Project No: PRJ045 Presented by; Masila Jane Mwelu. Supervisor: Prof. Mwangi Examiner: Dr. Mang oli
ELEVATOR CONTROL CIRCUIT Project No: PRJ045 Presented by; Masila Jane Mwelu Supervisor: Prof. Mwangi Examiner: Dr. Mang oli Presentation Outline Project objectives Design approach Implementation Results
More informationAccelerating AES Using Instruction Set Extensions for Elliptic Curve Cryptography. Stefan Tillich, Johann Großschädl
Accelerating AES Using Instruction Set Extensions for Elliptic Curve Cryptography International Workshop on Information Security & Hiding (ISH '05) Institute for Applied Information Processing and Communications
More informationAn Alternative Method for Resolution Improvement to Rotary Incremental Encoder
Proceedings of the 2nd WSEAS/IASME International Conference on Educational Technologies, Bucharest, Romania, October 16-17, 2006 33 An Alternative Method for Resolution Improvement to Rotary Incremental
More informationOperating Systems. VII. Synchronization
Operating Systems VII. Synchronization Ludovic Apvrille ludovic.apvrille@telecom-paristech.fr Eurecom, office 470 http://soc.eurecom.fr/os/ @OS Eurecom Outline Synchronization issues 2/22 Fall 2017 Institut
More information[2] Predicting the direction of a branch is not enough. What else is necessary?
[2] When we talk about the number of operands in an instruction (a 1-operand or a 2-operand instruction, for example), what do we mean? [2] What are the two main ways to define performance? [2] Predicting
More informationSimpleDreamEQ2. Upgrade kit equatorial mounts Synta EQ2, Celestron CG3. User guide. Micro GoTo system. Micro GoTo system
SimpleDreamEQ2 Upgrade kit equatorial mounts Synta EQ2, Celestron CG3 User guide Micro GoTo system Micro GoTo system AstroGadget 2017 1. DESCRIPTION The kit consists of a control unit and a set of drives
More informationELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)
ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering
More informationLecture 5: Arithmetic
Lecture 5: Arithmetic COS / ELE 375 Computer Architecture and Organization Princeton University Fall 2015 Prof. David August 1 5 Binary Representation of Integers Two physical states: call these 1 and
More informationCSE 380 Computer Operating Systems
CSE 380 Computer Operating Systems Instructor: Insup Lee & Dianna Xu University of Pennsylvania, Fall 2003 Lecture Note 3: CPU Scheduling 1 CPU SCHEDULING q How can OS schedule the allocation of CPU cycles
More informationLecture 10 Polynomial interpolation
Lecture 10 Polynomial interpolation Weinan E 1,2 and Tiejun Li 2 1 Department of Mathematics, Princeton University, weinan@princeton.edu 2 School of Mathematical Sciences, Peking University, tieli@pku.edu.cn
More informationNV-DVR09NET NV-DVR016NET
NV-DVR09NET NV-DVR016NET !,.,. :,.!,,.,!,,, CMOS/MOSFET. : 89/336/EEC, 93/68/EEC, 72/23/EEC,.,,. Novus Security Sp z o.o... 4 1. NV-DVR09NET NV-DVR016NET. 2.,. 3.,... 4... ( ) /. 5..... 6.,,.,. 7.,.. 8.,,.
More informationFailure Tolerance of Multicore Real-Time Systems scheduled by a Pfair Algorithm
Failure Tolerance of Multicore Real-Time Systems scheduled by a Pfair Algorithm Yves MOUAFO Supervisors A. CHOQUET-GENIET, G. LARGETEAU-SKAPIN OUTLINES 2 1. Context and Problematic 2. State of the art
More informationEECS150 - Digital Design Lecture 21 - Design Blocks
EECS150 - Digital Design Lecture 21 - Design Blocks April 3, 2012 John Wawrzynek Spring 2012 EECS150 - Lec21-db3 Page 1 Fixed Shifters / Rotators fixed shifters hardwire the shift amount into the circuit.
More informationCDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline Registers and Register Transfers Shift Registers Design of Binary Counters Counters for Other Sequences
More informationMicrotrend Systems Inc. Fixed Point Two s Complement CORDIC Arithmetic on MSP430
Fixed Point Two s Complement CORDIC Arithmetic on MSP430 Titi Trandafir, MSEE, PhD (abd),mba Slide 1 Agenda Part 1 General considerations Part 2 Lab Demo using Microtrend Sys development platforms and
More information/dev/random and SP800-90B
/dev/random and SP800-90B Stephan Müller atsec information security 2015 atsec public atsec information security 2015 Agenda Linux RNG applied to concepts of SP800-90B chapter
More informationCase Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:
SCOPE: CMOS, BUFFERED, MULTIPLYING 8-BIT D/A CONVERTER Device Type Generic Number Circuit Function 0 MX7528S(x)/883B DAC with ±4 LSB 02 MX7528T(x)/883B DAC with ±2 LSB 03 MX7528U(x)/883B DAC with ± LSB
More informationLecture 4: Process Management
Lecture 4: Process Management Process Revisited 1. What do we know so far about Linux on X-86? X-86 architecture supports both segmentation and paging. 48-bit logical address goes through the segmentation
More informationBinary addition by hand. Adding two bits
Chapter 3 Arithmetic is the most basic thing you can do with a computer We focus on addition, subtraction, multiplication and arithmetic-logic units, or ALUs, which are the heart of CPUs. ALU design Bit
More information80386DX. 32-Bit Microprocessor FEATURES: DESCRIPTION: Logic Diagram
32-Bit Microprocessor 21 1 22 1 2 10 3 103 FEATURES: 32-Bit microprocessor RAD-PAK radiation-hardened agait natural space radiation Total dose hardness: - >100 Krad (Si), dependent upon space mission Single
More informationOIL & GAS EQUIPMENT RENTAL SOLUTIONS
I A EQUIE EA UI by.c YE Eqp Wh v 65% f h w v 40% f h w v h E. W hv cy p p c h c q. y Eqp w f h UAE h y 1990 c h h w bc f h p qp cp h E. Wh 15 p b cv h UAE KA Kw Q h w hv f f v 10000 f p f v 800 pp. W ff
More informationLecture Notes Week 4. Once the CPU is up and running, the routine scheduler() is never called again except in the routine sched().
1 XV6 Scheduler The xv6 scheduler user pure Round Robin It definitely as starvation and is definitely non-optimal The xv6 scheduler is in procc Two routines comprise the scheduler: scheduler() and sched()
More informationSAU1A FUNDAMENTALS OF DIGITAL COMPUTERS
SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS Unit : I - V Unit : I Overview Fundamentals of Computers Characteristics of Computers Computer Language Operating Systems Generation of Computers 2 Definition of
More informationCOMPUTER SCIENCE TRIPOS
CST.2016.2.1 COMPUTER SCIENCE TRIPOS Part IA Tuesday 31 May 2016 1.30 to 4.30 COMPUTER SCIENCE Paper 2 Answer one question from each of Sections A, B and C, and two questions from Section D. Submit the
More informationNumber Systems 1(Solutions for Vol 1_Classroom Practice Questions)
Chapter Number Systems (Solutions for Vol _Classroom Practice Questions). ns: (d) 5 x + 44 x = x ( x + x + 5 x )+( x +4 x + 4 x ) = x + x + x x +x+5+x +4x+4 = x + x + x 5x 6 = (x6) (x+ ) = (ase cannot
More informationState and Finite State Machines
State and Finite State Machines See P&H Appendix C.7. C.8, C.10, C.11 Hakim Weatherspoon CS 3410, Spring 2013 Computer Science Cornell University Big Picture: Building a Processor memory inst register
More informationRAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029
1 DIGITAL SYSTEM DESIGN LAB (EE-330-F) DIGITAL SYSTEM DESIGN LAB (EE-330-F) LAB MANUAL VI SEMESTER RAO PAHALD SINGH GROUP OF INSTITUTIONS BALANA(MOHINDER GARH)123029 Department Of Electronics & Communication
More informationNetworking Management system Protocol. User s Manual
wk M U M Id hp : I : dw : fw : w hp : w h : h : h : h h pwd : f. M p f. d h p : h : 7: f M-MU. h f d dp f d. h f d dp f b- d. h f d dp f * d. h f d dp f d. h f d dp f Y d. h f d dp f. d 7. h f d dp f V
More informationDesign at the Register Transfer Level
Week-7 Design at the Register Transfer Level Algorithmic State Machines Algorithmic State Machine (ASM) q Our design methodologies do not scale well to real-world problems. q 232 - Logic Design / Algorithmic
More informationProject Two RISC Processor Implementation ECE 485
Project Two RISC Processor Implementation ECE 485 Chenqi Bao Peter Chinetti November 6, 2013 Instructor: Professor Borkar 1 Statement of Problem This project requires the design and test of a RISC processor
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More information