T tional circuit simulators [5], is to obtain symbolic

Size: px
Start display at page:

Download "T tional circuit simulators [5], is to obtain symbolic"

Transcription

1 AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation John Y. Lee and Ronald A. Rohrer SRC-CMU Center for Computer Aided Design Department of Electrical and Computer Engineering Carnegie Mellon University Pittsburgh, Pennsylvania Abstract Asymptotic Waveform Evaluation (AWE) is shown to be effective in the symbolic analysis of lineariired) circuits. AWEsymbolic efficiently and accurately produces reduced order models of both frequency and time domain behavior of linear(ized) circuits. By use of moment level partitioning, the numeric and symbolic computations are substantially decoupled, hence increasing computation speed. Results for AWEsymbolic show a marked decrease in execution time as compared to a full AWE analysis, while producing identical results. This portends the use of AWEsymbolic as an efficient modeling methodology, where AWE approximations are compiled into a reduced set of operations. 1. Introduction HE goal of symbolic analysis tools, as opposed to tradi- T tional circuit simulators [5], is to obtain symbolic forms for network functions in the frequency domain. Some or all of the elements in a circuit are treated as symbols that have no assigned numerical values. The resulting network functions are pure symbolic, or mixed symbolic-numeric expressions. Such symbolic forms have served many roles [lo], including modeling, sensitivity calculation and pedagogy. Most efforts, including [121, 191, [lo], [21, 181 compute an exact form of the network functions in the frequency domain. For high order systems, this can lead to complex symbolic forms, even when the number of symbols is low. In order to simplify these expressions, heuristic pruning can be employed [81. These pruning mechanisms can be unreliable, because suppressed terms may play an important role in the response of a circuit. Determining which terms will be significant and which not, over a range of element values, is difficult. In particular, pruning at the level of the coefficients of the numerator and denominator polynomials of the impulse response is dangerous as the effects on pole-zero locations are difficult to discern. This paper proposes the use of Asymptotic Waveform Evaluation (AWE) [7] for the symbolic analysis of linear and linear(ized) circuits. AWE affords the ability to reliably and efficiently compute reduced order symbolic expressions, without the use of unreliable pruning methods. Efficient pole-zero sensitivity analysis in AWE provides a mechanism to identify elements that have a significant effect on the dominant poles and zeros or residues of the circuit. Such sensitivities may serve as an automatic means for identifying suitable symbolic elements. Through the use of moment level circuit partitioning [ll, AWEsymbolic is able to significantly decouple the numeric and symbolic computations. The advantage of this approach is decreased computation time. In essence, the symbolic form provides a compiled set of operations which can quickly produce a final AWE approximation, where the operands are the values of the symbols. Examples later in the paper will show that the cost of evaluating such a model is much lower than that of a full AWE analysis, and hence can be useful in highly iterative applications. Since the order of a reasonably accurate AWE approximation is typically low, often less than five, it is possible to factor the symbolic forms obtained. Not only can the symbolic forms for the dominant poles and zeros of a circuit be computed, but the transient response of a circuit can be expressed symbolically as well. Given the low iterative computational cost, and the ability to model in the time domain, AWEsymbolic should serve as a useful mechanism for modeling interconnect delay in physical CAD design tools. 2. Methodology This section covers the methodology of AWEsymbolic. Notation is introduced below, and AWE is discussed briefly (a reader unfamiliar with Asymptotic Waveform Evaluation is encouraged to consult [7]). AWEsensitivity [41 and AWE partitioning [I], as they apply to AWEsymbolic are then discussed Definitions Consider a single input, single output, linear time invari- M38-100X/ Q 1992 IEEE 29th ACM/IEEE Design Automation Conference@ 213

2 ant system, represented in state variable [6] form: x = Ax+ bu (1) y = clx+du (2) The ftequency domain system function (the Laplace transform of the impulse response) is expressed as follows: H(s) = ct(sl-a) b+d (3) Given a set of symbolic elements e : e = {el, e2,..., e,) (4) the goal of symbolic analysis is to compute the transfer function as H(s, e). Given that not all variables of H(s) are treated as symbols, the final result will be in mixed numericsymbolic form. It is easily shown that the coefficients of the numerator and denominator polynomials of H(s) are multi-linear in the symbolic elements [lo]. For example, consider the simple circuit shown in Figure 1. The full symbolic system function (where all elements are treated as symbols) is: GIG2 H(s) = (5) C,C2d+ (G2C,+G2C,+G,C2)s+G,G2 If the value of G1 is set to 5, the mixed numeric-symbolic expression is: H(s) = 5% ClC2s2 + (G2C1 + G2C, + 5C2) s + 5G, (6) The coefficients of the numerators and denominators of (5) and (6) are linear in each of the elements. Often times, it is not necessary or desirable to compute an exact solution, whether the answer be numeric or symbolic. AWE addresses this issue. Figure 1: Sample RC circuit for symbolic analysis 2.2. AWE Approximation In lieu of computing an exact symbolic solution for H(s), AWE constructs an approximation [7] by matching moments of the impulse response, where the moments are the coefficients of the Maclaurin series expansion of H(s) about s = 0: H(S) = mo + mls + m2j misi +... (7) The moments can be computed efficiently from a DC circuit related simply to the original system. The moments are used to form a rational Pa& approximation to H(s). AWE is typically more than an order of magnitude or more efficient than traditional circuit simulation techniques, and its results can be applied to the analysis of time and frequency domain problems [7], AWE analysis serves as the cornerstone in AWEsymbolic AWESensi tivi t y Efficient pole-zero sensitivity. using the adjoint method, has been implemented in AWE [4]. Because the poles and zeros completely define the behavior of a system, their sensitivities can seme as a robust mechanism to identify significant elements. If a choice of symbolic elements has not been made, a pole-zero sensitivity analysis is performed using AWE. Elements with large normalized sensitivities are pruned as symbolic elements. Since it is possible to express all behavior of a linear system in terms of the poles and zeros, the pruning mechanism is easily extended to performance measures such as gain, ringing, phase margin, etc... Given that the sensitivities computed by AWE provide only local information, it may be necessary to validate the choice of symbolic elements over the range spanned by the symbolic elements. Once the symbolic functions have been compiled (as will be shown later in this paper) though, the cost of validation is low. I Numeric Partition Figure 2: Partitioning of SymhIic and numeric blocks 2.4. Partitioning AWEsymbolic uses moment level partitioning to separate the numeric and symbolic computations are far as possible. The circuit is split into blocks that contain only symbols (symbolic partitions), and partitions that contain only numeric elements (numeric partitions), as shown in Figure 2. The moments are computed for each partition. In a typical AWE analysis, the time needed to compute the moments far outweighs the time used to form the Pad6 approximation from the moments [13]. Since a mixed numeric-symbolic analysis is inevitably slower than a numeric simulation, separating the symbolic and numeric moment calculation provides the bulk of the execution time improvement. To compute the moments of the overall (composite) circuit, the multi-port admittance parameters are computed for each partition. For a partition with n-ports, the admittance parameters are represented as: 214

3 Each admittance function representation is expanded into a Maclaurin series in s: Ynxn = Ynx, + Ynxn,S + Ynxn2s2 + (9) Given that only one symbolic element is encapsulated in any given symbolic block, its port representation is finite. In fact, when a general formulation technique such as modified nodal analysis (MNA) [3] is used, the expansion has only one term per element. With MNA, impedance elements are handled through auxiliary equations, so the symbolic admittance parameters for resistances and capacitances are stencilled using admittance forms, while inductances are stenciled as impedances. Together, we see that their moment expansion is finite: symbolic = G+s (c+l) (10) where G, C and L are matrices of appropriate dimension. The port parameters from each partition (numeric or symbolic) are stenciled into a global admittance matrix Yglobal. Its dimensions are proportional to the number of ports, which is generally proportional to the number of symbolic elements. Thus the size of Yg/oba/ will generally be much smaller than size of the original circuit, especially when the ratio of numeric elements to symbolic elements is high. The cost of solving this symbolic circuit is much less than that involved in solving a non-partitioned circuit. VYlh..., Each composite moment { Vo, V,,...} can be computed by recursive solution of the resistive Yg/oba/O circuit. Since in general the impulse response is sought, all terms except Io of the Taylor series expansion of I are 0. The moments {Vo, V,,...} are then used to form an AWE approximation. Since the moments are symbolic functions, the result is a reduced order symbolic approximation, where the order is controlled by the number of moments matched [7]. The cost for finding the approximation is small -though somewhat hindered due to the mixed numericsymbolic computation demands. In general, if an nth order approximation is sought, an nxn full matrix is LU factored, and a separate nxn forward substitution performed. 3. Examples This section will illustrate the use of AWE symbolic in the frequency domain, and in the time domain. For each case, it will be seen that a first order analysis can provide a simple intuitive result. Higher order approximations are not as simple, yet are algebraically compact. It is shown that they can be evaluated at a fraction of the cost of a full AWE analysis. Thus, they can be used in applications where a low incremental cost of analysis is required Frequency Domain Symbolic Analysis V.rl)Y Figure 3: 741 Operational Amplifrer The MNA equations for the composite circuit are expressed as: Yg/obo/(s)V(S) = I(s) (11) where V(s) are the outputs of the composite circuit, and I is the vector of independent sources. Each constituent of (11) is expanded into a Maclaurin series: (Yglobo10 + YgIoboI1S+...) (V0+ v,s+...) = (I,+I,s+...) Matching powers of s from the above equation yields: (12) The 741 operational amplifier, shown in Figure 3, is analyzed using AWE symbolic. After linearization, the small signal circuit contains 170 linear elements, 62 of which are energy storage elements. Based on an AWEsensitivity analysis, two most significant elements, goutq14 and Ccompr are chosen to be treated as symbols (due to their contribution to gain and phase of the amplifier s frequency response). A five port representation is used for the numeric partition.this includes the input and output ports, which must be preserved. The first order AWEsymbolic approximation is shown below: 21s

4 1 A,=- (0.28Cc, - (8.75~10 ~g,,,,,, ~ l.27x104g,,,q Cc040,,IQ ~10. ) (1.13~10~g,,~~~+ 1.51x10-~ (7.74~10~g,,,,~~~ ~10 ) A0 1.) 1 The symbolic form is stable for all values of gourq14 and Ccomp, as is the case with the real circuit. Since only two moments are used in the approximation. the symbolic forms are multi-linear in tenns of the symbolic elements. This is the case in general for first order AWEsymbolic approximations. The symbolic expression in (14) is used to generate 3 dimensional plots of performance versus values of the symbolic elements. Figure 4 plots the first pole as a function of Figure 5: Plot of DC gain from first order symbolic form Figure 4: Plot of pi from fist order symbolic form the symbolic parameters. Figure 5 plots the DC gain of the op-amp as a function of the symbolic parameters. The symbolic farms are computed in 3.03 seconds on a DECstation 5000, using Mathematica [ 111 for the symbolic analysis. The time to evaluate the symbolic forms, given numeric assignments for each symbol, is 0.37 microseconds. In contrast, the time needed to do an AWE analysis is 80.4 milliseconds, of which 25 milliseconds is overhead due to parsing and setup. Ignoring the overhead in both scenarios, the per iteration evaluation cost of AWEsymbolic is roughly five orders of magnitude faster. The second order symbolic form is more complex and of course more accurate. In general, four moments are required for a second order approximation, equation (13) is mursively solved four times. However, since the complexity of each successive moment can increase dramatically, a partial F ade approximation, using derivatives is used. This decreases the number of moments needed in the approximation, with little sacrifice in accuracy. The second.order approximation is shown below. The notation P(a!, y ) has been adopted to indicate a polynomial term of ith degree in the symbol x, and@ degree in the symbol y: The symbolic form is not in multi-linear formthat is, our symbolic elements do not have a physical representation in the symbolic form. However, each term can be evaluated very quickly, and the results are identical to those obtained by a numeric AWE analysis (and as accurate), but with a much quicker iterative evaluation time. Table 1 cites run times needed to generate the data directly from AWE, without any symbolic analysis. The run times were generated on a DECstation 5000, and do not include common overhead such as parsing and plotting. As is seen, the symbolic analysis is considerably faster than a pure numeric analysis for multiple evaluations of the system function at multiple symbol values. Per iteration, the symbolic analysis cost is roughly 330 times less than for a numeric AWE analysis. The incremental cost for AWEsymbolic is 0.16 milliseconds, while it is 53.2 milliseconds for AWE. Recall that AWE has also been benchmarked to be at least an order of magnitude faster than SPICE [5] for this class of problem, so AWEsymbolic s speedup over traditional techniques may be quite high. Figure 6 plots the unity gain frequency of the operational amplifier, as a function of the symbolic parameters. Similarly, Figure 7 plots the phase margin of the operational amplifier. The DC gain plot from the second order form is identical to that of the first order form shown above - since the first moment computed by AWE is always an exact form 216

5 Datapoints lo00 AWE AWESymbolic 0.079s 2.27s 5.35s 2.29s 53.2s 2.43s Using AWEsymbolic, a timing model for this circuit is developed. In this case, the driver resistance and the load capacitance are treated as symbols, and the time domain behavior computed. In order to model the non-monotonic nature of the cross coupling response, a second order AWE approximation is used to insure accuracy in the cross talk analysis from one line to the other. A first order approximation suffices to model the direct transmission down each line: Figure 6: Plot from 2nd order symbolic form of the IX gain. Note that each plot was generated by use of the symbolic forms for the poles and zeros. The data is identical to that obtained from a pure numerical AWE analysis. Using the notation from (15), the cross coupling is expressed as: Figure 7: Plot off, from 2nd order symbolic form 3.2. Time Domain Symbolic Analysis A timing model for the circuit shown in Figure 8 is to be Figure 8: Lumped model for coupled lines. constructed. Two coupled lines have been modelled using a lumped RC equivalent, with capacitive coupling along the length of the line. The lines are symmetric. The driver at each line is modeled by a linearized Thevenin equivalent, and the loading is assumed to be purely capacitive. Each line has been approximated with a lo00 segment model. The results of the symbolic analysis coincide exactly with those of a numeric AWE analysis. The difference lies in the run time. A single AWE analysis for this circuit requires on average 1.12 seconds on a DECStation5000, while the AWEsymbolic analysis requires 5.41 seconds (using Mathematica for the symbolic computation) [ll]. However, the incremental cost, which is crucial in iterative applications, is 0.11 milliseconds for AWE symbolic. This is four orders of magnitude faster than a numeric analysis with AWE. Illustrations of the second order symbolic form are shown in Figures 9 and 10. The step response cross talk is plotted from the second order symbolic form, as a function of the symbolic parameters. 4. Conclusion A new method for the symbolic analysis of linear(ized) circuits has been presented. The methodology uses Asymptotic Waveform Evaluation to produce a low order symbolic approximation to the system response of the circuit. The computational cost of evaluating such symbolic forms is orders of magnitude less than that of multiple numeric AWE simulations, as much as five orders of magnitude quicker in one example shown. This marked increase in performance 211

6 Figure 9: Cross-talk transient response as G*iwr is varied Figure 10: Cross-talk transient response, as Clmd is varied results from the compilation of an AWE analysis into a reduced set of operations, which are parameterized in terms of the symbolic elements. In addition, efficient pole-zero sensitivity in AWE allows significant elements to be identified with little additional cost. The encouraging results for AWEsymbolic portend its use for modeling in highly iterative applications, where low incremental cost, robustness and accuracy (in either the time or frequency domains) are required. 5. Acknowledgments The authors thank Eric Bracken and Vivek Raghavan for their strong contributions, especially with AWE partitioning. Financial support for this research was provided by the Semiconductor Research Corporation (Contract #DC ) and the Digital Equipment Corporation. 6. References [l] M.A.Alaybeyi, J.E. Bracken, J.Y. Lee. V. Raghavan, R.J. Trihy and Ronald A. Rohrer. Exploiting Partitioning in Asymptotic Waveform Evaluation (AWE). To appear in Proceedings IEEE Custom Integrated Circuits Conference *a-' (21 G.M. Wierzba and A. Srivastava and K.V. Noren and J.A. Svoboda. Sspice-A Symbolic Spice Program for Linear Active Circuits. 32nd Midwest Symposium on Circuits and Systems, pages [3] C.W. Ho and A.E. Ruehli and P.A. Brennan. The Modified Nodal Approach to Network Analysis. IEEE Tram. Circuit Theory. CAS , June, [4] John Y. Lee and Xiaoli Huang and Ronald Rohrer. Efficient Pole Zero Sensitivity Calculation in AWE. Technical Digest of the IEEE Internatid Conference on Computer-Aided Design, pages [5] L.W. Nagel. SPlCE2. A Computer Program to Simulate Semiconductor Circuits. Technical Report ERL-M520. UC-Berkeley, May, [6] E. S. Kuh and R. A. Rohrer. The State-Variable Approach to Network Analysis. Proceedings of the IEEE. 53(7), July, [7] Lawrence T. Pillage and Ronald A. Rohrer. Asymptotic Waveform Evaluation for liming Analysis. IEEE Trans. Computer-Aided Design. 9(4): April, [8] Georges G.E. Gielen and Herman C.C. Walsharts and Willy M.C. Sansen. ISAAC: A Symbolic Simulator for Analog Integrated Circuits. IEEE Journal of Solid-state Circuits. 24(6). December, [9] Gary E. Alderson and P.M. Lin. Computer Generation of Symbolic Network Functions-A New Theory and Implementation. IEEE Tramactions on Circuit Theory. CT-20(1). January, [lo] P.M. Lin. A Survey of Applications of Symbolic Network Functions. IEEE Tranractions on Circuit Theory. CT-20(6), November, [ll] Stephen Wolfram. Mathematics: A System for Doing Mathematics by Computer. Addison Wesley, [ 121 Kishore Singhal and Jiri Vlach. Symbolic Analysis of Analog and Digital Circuits. IEEE Tramactwn on Circuits and Systems. CAS-24(11), November [13] Xiaoli Huang and Vivek Raghavan and Ronald A. Rohrer. AWEsim: A program for the efficient Analysis of Lmear(ized) circuits. Technical Digest of the IEEE Internatwnul Conference on Computer-Aided Design, pages November, T

Statistical approach in complex circuits by a wavelet based Thevenin s theorem

Statistical approach in complex circuits by a wavelet based Thevenin s theorem Proceedings of the 11th WSEAS International Conference on CIRCUITS, Agios Nikolaos, Crete Island, Greece, July 23-25, 2007 185 Statistical approach in complex circuits by a wavelet based Thevenin s theorem

More information

P. Feldmann R. W. Freund. of a linear circuit via the Lanczos process [5]. This. it produces. The computational cost per order of approximation

P. Feldmann R. W. Freund. of a linear circuit via the Lanczos process [5]. This. it produces. The computational cost per order of approximation Ecient Linear Circuit Analysis by Pade Approximation via the Lanczos Process P Feldmann R W Freund AT&T Bell Laboratories AT&T Bell Laboratories Murray Hill, NJ 09{03 Murray Hill, NJ 09{03 Abstract This

More information

Analytical Delay Models for VLSI Interconnects Under Ramp Input

Analytical Delay Models for VLSI Interconnects Under Ramp Input Analytical Delay Models for VLSI Interconnects Under amp Input Andrew B. Kahng, Kei Masuko, and Sudhakar Muddu UCLA Computer Science Department, Los Angeles, CA 995-596 USA Cadence Design Systems, Inc.,

More information

Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits

Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 10, OCTOBER 2003 1297 Efficient Per-Nonlinearity Distortion Analysis for Analog and RF Circuits Peng Li, Student

More information

An Equivalent Circuit Formulation of the Power Flow Problem with Current and Voltage State Variables

An Equivalent Circuit Formulation of the Power Flow Problem with Current and Voltage State Variables An Equivalent Circuit Formulation of the Power Flow Problem with Current and Voltage State Variables David M. Bromberg, Marko Jereminov, Xin Li, Gabriela Hug, Larry Pileggi Dept. of Electrical and Computer

More information

Hurwitz Stable Reduced Order Modeling and D2M Delay Calculation Metric Motivation Review: Moments. Content. Moments: Review. Motivation.

Hurwitz Stable Reduced Order Modeling and D2M Delay Calculation Metric Motivation Review: Moments. Content. Moments: Review. Motivation. Hurwitz Stable Reduced Order Modeling and D2M Delay Calculation Metric Motivation Review: Moments Content Zhong Wang Electrical and Computer Engineering University of Toronto Feb 13, 2002 Hurwitz Stable

More information

A Hierarchical Analysis Methodology for Chip-Level Power Delivery with Realizable Model Reduction

A Hierarchical Analysis Methodology for Chip-Level Power Delivery with Realizable Model Reduction A Hierarchical Analysis Methodology for Chip-Level Power Delivery with Realizable Model Reduction Yu-Min Lee Electrical and Computer Engineering University of Wisconsin at Madison Charlie Chung-Ping Chen

More information

SYMBOLIC ANALYSIS OF POWER/GROUND NETWORKS. focused on nding transfer function solutions for general

SYMBOLIC ANALYSIS OF POWER/GROUND NETWORKS. focused on nding transfer function solutions for general SYMBOLIC ANALYSIS OF POWER/GROUND NETWORKS USING MOMENT-MATCHING METHODS Jatan C Shah 1 Ahmed A Younis 1 Sachin S Sapatnekar 2 Marwan M Hassoun 1 1 Department of Electrical and Computer Engineering, Iowa

More information

AWE Macromodels of VLSI Interconnect for Circuit Simulation *

AWE Macromodels of VLSI Interconnect for Circuit Simulation * AWE Macromodels of VLSI Interconnect for Circuit Simulation * Seok-Yoon Kim, Nanda Gopal, and Lawrence T. Pillage Computer Engineering Research Center The University of Texas at Austin 2201, Donley Drive,

More information

An Optimum Fitting Algorithm for Generation of Reduced-Order Models

An Optimum Fitting Algorithm for Generation of Reduced-Order Models An Optimum Fitting Algorithm for Generation of Reduced-Order Models M.M. Gourary 1, S.G. Rusakov 1, S.L. Ulyanov 1, M.M. Zharov 1, B.J. Mulvaney 2 1 IPPM, Russian Academy of Sciences, Moscow 1523, e-mail:

More information

Two-pole Analysis of Interconnection Trees *

Two-pole Analysis of Interconnection Trees * wo-pole Analysis of Interconnection rees * Andrew B. Kahng and Sudhakar Muddu UCLA Computer Science Department, Los Angeles, CA 90024-1596 USA Abstract We address the two-pole simulation of interconnect

More information

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng Parallel VLSI CAD Algorithms Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5900spring2012.html

More information

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company

Basic. Theory. ircuit. Charles A. Desoer. Ernest S. Kuh. and. McGraw-Hill Book Company Basic C m ш ircuit Theory Charles A. Desoer and Ernest S. Kuh Department of Electrical Engineering and Computer Sciences University of California, Berkeley McGraw-Hill Book Company New York St. Louis San

More information

Efficient Simulation of Lossy and Dispersive Transmission Lines

Efficient Simulation of Lossy and Dispersive Transmission Lines Efficient Simulation of Lossy and Dispersive Transmission Lines Tuyen V. guyen* IBM Microelectronics, Hopewell Junction, Y 2533 Abstract - This paper presents an efficient method, based on the transfer

More information

Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities

Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Michel Nakhla Carleton University Canada Model Reduction for Complex Dynamical Systems Berlin 2010 EMI Delay Crosstalk Reflection

More information

Analytical Delay Models for VLSI Interconnects Under Ramp Input

Analytical Delay Models for VLSI Interconnects Under Ramp Input Analytical Delay Models for VLSI Interconnects Under amp Input Andrew B. Kahng, Kei Masuko, and Sudhakar Muddu UCLA Computer Science Department, Los Angeles, CA 995-596 USA Cadence Design Systems, Inc.,

More information

EE5900 Spring Lecture 5 IC interconnect model order reduction Zhuo Feng

EE5900 Spring Lecture 5 IC interconnect model order reduction Zhuo Feng EE59 Spring Parallel VLSI CAD Algorithms Lecture 5 IC interconnect model order reduction Zhuo Feng 5. Z. Feng MU EE59 In theory we can apply moment matching for any order of approximation But in practice

More information

Two-Layer Network Equivalent for Electromagnetic Transients

Two-Layer Network Equivalent for Electromagnetic Transients 1328 IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 18, NO. 4, OCTOBER 2003 Two-Layer Network Equivalent for Electromagnetic Transients Mohamed Abdel-Rahman, Member, IEEE, Adam Semlyen, Life Fellow, IEEE, and

More information

Fast Simulation of VLSI Interconnects

Fast Simulation of VLSI Interconnects Fast Simulation of VLSI Interconnects Jitesh Jain, Cheng-Kok Koh, and Venkataramanan Balakrishnan School of Electrical and Computer Engineering Purdue University, West Lafayette, IN 4797-1285 {jjain,chengkok,ragu}@ecn.purdue.edu

More information

L. Miguel Silveira Ibrahim M. Elfadel Jacob K. White. 555 River Oaks Parkway, MS 3B1. tables of data.

L. Miguel Silveira Ibrahim M. Elfadel Jacob K. White. 555 River Oaks Parkway, MS 3B1. tables of data. An Ecient Approach to Transmission Line Simulation using Measured or Tabulated S-parameter Data L. Miguel Silveira Ibrahim M. Elfadel Jacob K. White Research Laboratory of Electronics and the Department

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing *

A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing * A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing * Noel Menezes, Ross Baldick, and Lawrence T. Pileggi Department of Electrical and Computer Engineering The University of

More information

Practical Considerations For Passive Reduction of RLC Circuits

Practical Considerations For Passive Reduction of RLC Circuits Practical Considerations For Passive Reduction of RLC Circuits Altan Odabasioglu and Mustafa Celik {altan, celik}@montereydesign.com Monterey Design Systems, Inc. Sunnyvale, CA 94089 Lawrence T. Pileggi

More information

An Algorithm for Numerical Reference Generation in Symbolic Analysis of Large Analog Circuits

An Algorithm for Numerical Reference Generation in Symbolic Analysis of Large Analog Circuits An Algorithm for Numerical Reference Generation in Symbolic Analysis of Large Analog Circuits Ignacio García-Vargas, Mariano Galán, Francisco V. Fernández and Angel Rodríguez-Vázquez IMSE, Centro Nacional

More information

Section 5 Dynamics and Control of DC-DC Converters

Section 5 Dynamics and Control of DC-DC Converters Section 5 Dynamics and ontrol of D-D onverters 5.2. Recap on State-Space Theory x Ax Bu () (2) yxdu u v d ; y v x2 sx () s Ax() s Bu() s ignoring x (0) (3) ( si A) X( s) Bu( s) (4) X s si A BU s () ( )

More information

Wideband Modeling of RF/Analog Circuits via Hierarchical Multi-Point Model Order Reduction

Wideband Modeling of RF/Analog Circuits via Hierarchical Multi-Point Model Order Reduction 2E-1 Wideband Modeling of RF/Analog Circuits via Hierarchical Multi-Point Model Order Reduction Zhenyu Qi, Sheldon X.-D. Tan Department of Electrical Engineering, University of California, Riverside, CA

More information

Closed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect

Closed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect ISSN -77 (Paper) ISSN -87 (Online) Vol.4, No.7, - National Conference on Emerging Trends in Electrical, Instrumentation & Communication Engineering Closed Form Expressions for Delay to Ramp Inputs for

More information

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e Transform methods Some of the different forms of a signal, obtained by transformations, are shown in the figure. X(s) X(t) L - L F - F jw s s jw X(jw) X*(t) F - F X*(jw) jwt e z jwt z e X(nT) Z - Z X(z)

More information

AS IC TECHNOLOGIES are scaled to the deep submicrometer

AS IC TECHNOLOGIES are scaled to the deep submicrometer 16 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 1, JANUARY 2007 Asymptotic Probability Extraction for Nonnormal Performance Distributions Xin Li, Member,

More information

Asymptotic Waveform Evaluation(AWE) Technique for Frequency Domain Electromagnetic Analysis

Asymptotic Waveform Evaluation(AWE) Technique for Frequency Domain Electromagnetic Analysis NASA Technical Memorandum 110292 Asymptotic Waveform Evaluation(AWE Technique for Frequency Domain Electromagnetic Analysis C. R. Cockrell and F.B. Beck NASA Langley Research Center, Hampton, Virginia

More information

Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

More information

Boundary Element Method Macromodels for 2-D Hierarchical Capacitance Extraction

Boundary Element Method Macromodels for 2-D Hierarchical Capacitance Extraction Boundary Element Method Macromodels for -D Hierarchical Capacitance Extraction E. Aykut Dengi Ronald A. Rohrer Motorola Inc. Intersouth Partners 350 Ed Bluestein Blvd., Austin, TX 787 000 Park Forty Plaza,

More information

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Torsten Hauck*, Wim Teulings*, Evgenii Rudnyi ** * Freescale Semiconductor Inc. ** CADFEM GmbH Abstract In this paper we will

More information

Compact Distributed RLC Interconnect Models Part I: Single Line Transient, Time Delay, and Overshoot Expressions

Compact Distributed RLC Interconnect Models Part I: Single Line Transient, Time Delay, and Overshoot Expressions 2068 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 47, NO. 11, NOVEMBER 2000 Compact Distributed RLC Interconnect Models Part I: Single Line Transient, Time Delay, and Overshoot Expressions Jeffrey A. Davis

More information

To link to this article:

To link to this article: This article was downloaded by: [Bilkent University] On: 26 February 2013, At: 06:03 Publisher: Taylor & Francis Informa Ltd Registered in England and Wales Registered Number: 1072954 Registered office:

More information

Model Order-Reduction of RC(L) Interconnect including Variational Analysis

Model Order-Reduction of RC(L) Interconnect including Variational Analysis _ Model Order-Reduction of RC(L) Interconnect including Variational Analysis Ying Liu, Lawrence T. Pileggi and Andrzej J. Strojwas Department of Electrical and Computer Engineering Carnegie Mellon University

More information

A Circuit Reduction Technique for Finding the Steady-State Solution of Nonlinear Circuits

A Circuit Reduction Technique for Finding the Steady-State Solution of Nonlinear Circuits IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 48, NO. 12, DECEMBER 2000 2389 A Circuit Reduction Technique for Finding the Steady-State Solution of Nonlinear Circuits Emad Gad, Student Member,

More information

RECURSIVE CONVOLUTION ALGORITHMS FOR TIME-DOMAIN SIMULATION OF ELECTRONIC CIRCUITS

RECURSIVE CONVOLUTION ALGORITHMS FOR TIME-DOMAIN SIMULATION OF ELECTRONIC CIRCUITS COMPUTATIONAL METHODS IN SCIENCE AND TECHNOLOGY 7(2), 91-109 (2001) RECURSIVE CONVOLUTION ALGORITHMS FOR TIME-DOMAIN SIMULATION OF ELECTRONIC CIRCUITS GRZEGORZ BLAKIEWICZ 1 AND WŁODZIMIERZ JANKE 2 1 Techn.

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser

More information

A Gate-Delay Model for High-Speed CMOS Circuits *

A Gate-Delay Model for High-Speed CMOS Circuits * Gate-Delay Model for High-Speed CMOS Circuits * Florentin Dartu, Noel Menezes, Jessica Qian, and Lawrence T Pillage Department of Electrical and Computer Engineering The University of Texas at ustin, ustin,

More information

Unified Power System Analyses and Models using Equivalent Circuit Formulation

Unified Power System Analyses and Models using Equivalent Circuit Formulation Unified Power System Analyses and Models using Equivalent Circuit Formulation Amritanshu Pandey, Marko Jereminov, Xin Li, Gabriela Hug, Larry Pileggi Dept. of Electrical and Computer Engineering Carnegie

More information

Symbolic Simulation By Nodal Method Of Effective Branch Current Source I. I. Okonkwo, P. I. Obi, G. C Chidolue, S. S. N. Okeke

Symbolic Simulation By Nodal Method Of Effective Branch Current Source I. I. Okonkwo, P. I. Obi, G. C Chidolue, S. S. N. Okeke International ournal of Scientific & Engineering Research, Volume, Issue 0, October-0 ISSN 9-8 Symbolic Simulation By Nodal Method Of Effective Branch Current Source I I Oonwo, P I Obi, G C Chidolue, S

More information

Accurate Modeling of Lossy Nonuniform Transmission Lines by Using Differential Quadrature Methods

Accurate Modeling of Lossy Nonuniform Transmission Lines by Using Differential Quadrature Methods IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL 50, NO 10, OCTOBER 2002 2233 Accurate Modeling of Lossy Nonuniform Transmission Lines by Using Differential Quadrature Methods Qinwei Xu, Student

More information

6.302 Feedback Systems

6.302 Feedback Systems MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.302 Feedback Systems Fall Term 2005 Issued : November 18, 2005 Lab 2 Series Compensation in Practice Due

More information

TRANSIENTS POWER SYSTEM. Theory and Applications TERUO OHNO AKIH1RO AMETANI NAOTO NAGAOKA YOSHIHIRO BABA. CRC Press. Taylor & Francis Croup

TRANSIENTS POWER SYSTEM. Theory and Applications TERUO OHNO AKIH1RO AMETANI NAOTO NAGAOKA YOSHIHIRO BABA. CRC Press. Taylor & Francis Croup POWER SYSTEM TRANSIENTS Theory and Applications AKIH1RO AMETANI NAOTO NAGAOKA YOSHIHIRO BABA TERUO OHNO CRC Press Taylor & Francis Croup Boca Raton London New York CRC Press is an imprint of the Taylor

More information

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO:

Two-Port Networks Admittance Parameters CHAPTER16 THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO: CHAPTER16 Two-Port Networks THE LEARNING GOALS FOR THIS CHAPTER ARE THAT STUDENTS SHOULD BE ABLE TO: Calculate the admittance, impedance, hybrid, and transmission parameter for two-port networks. Convert

More information

Transient Response of Transmission Lines and TDR/TDT

Transient Response of Transmission Lines and TDR/TDT Transient Response of Transmission Lines and TDR/TDT Tzong-Lin Wu, Ph.D. EMC Lab. Department of Electrical Engineering National Sun Yat-sen University Outlines Why do we learn the transient response of

More information

Short Papers. Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity

Short Papers. Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity 734 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 4, APRIL 2007 Short Papers Efficient In-Package Decoupling Capacitor Optimization for I/O Power Integrity

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Harmonic Modeling of Networks

Harmonic Modeling of Networks Harmonic Modeling of Networks Thomas H. Ortmeyer ECE Dept. Clarkson University Potsdam, NY 13699-5720 M. Fayyaz Akram Dept. of Elec. Eng. Univ. of Engineering and Technology Lahore, Pakistan Takashi Hiyama

More information

A COMPUTER PROGRAM FOR SHORT CIRCUIT ANALYSIS OF ELECTRIC POWER SYSTEMS

A COMPUTER PROGRAM FOR SHORT CIRCUIT ANALYSIS OF ELECTRIC POWER SYSTEMS NIJOTECH VOL. 5 NO. 1 MARCH 1981 EJEBE 46 A COMPUTER PROGRAM FOR SHORT CIRCUIT ANALYSIS OF ELECTRIC POWER SYSTEMS BY G.C. EJEBE DEPARTMENT OF ELECTRICAL/ELECTRONIC ENGINEERING UNIVERSITY OF NIGERIA, NSUKKA.

More information

Automatic Formulation of Circuit Equations

Automatic Formulation of Circuit Equations ECE 570 Session 3 IC 752-E Computer Aided Engineering for Integrated Circuits Automatic Formulation of Circuit Equations Objective: Basics of computer aided analysis/simulation Outline:. Discussion of

More information

IBIS Modeling Using Latency Insertion Method (LIM)

IBIS Modeling Using Latency Insertion Method (LIM) IBIS Modeling Using Latency Insertion Method (LIM) José E. Schutt Ainé University of Illinois at Urbana- Champaign Jilin Tan, Ping Liu, Feras Al Hawari, Ambrish arma Cadence Design Systems European IBIS

More information

Elevated Neutral to Earth Voltages Due to Harmonics A T&D Update

Elevated Neutral to Earth Voltages Due to Harmonics A T&D Update Elevated Neutral to Earth Voltages Due to Harmonics A T&D Update E. R. (Randy) Collins, PhD, PE Dept. of Electrical and Computer Engineering Clemson University Clemson, South Carolina Stray Voltage Panel

More information

Generation of Four Phase Oscillators Using Op Amps or Current Conveyors

Generation of Four Phase Oscillators Using Op Amps or Current Conveyors J. of Active and Passive Electronic Devices, Vol. 0, pp. 207 22 Reprints available directly from the publisher Photocopying permitted by license only 205 Old City Publishing, Inc. Published by license

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

AN INDEPENDENT LOOPS SEARCH ALGORITHM FOR SOLVING INDUCTIVE PEEC LARGE PROBLEMS

AN INDEPENDENT LOOPS SEARCH ALGORITHM FOR SOLVING INDUCTIVE PEEC LARGE PROBLEMS Progress In Electromagnetics Research M, Vol. 23, 53 63, 2012 AN INDEPENDENT LOOPS SEARCH ALGORITHM FOR SOLVING INDUCTIVE PEEC LARGE PROBLEMS T.-S. Nguyen *, J.-M. Guichon, O. Chadebec, G. Meunier, and

More information

A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques

A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques A Statistical Study of the Effectiveness of BIST Jitter Measurement Techniques David Bordoley, Hieu guyen, Mani Soma Department of Electrical Engineering, University of Washington, Seattle WA {bordoley,

More information

Enhanced Newton Method Based Radial Distribution System Load Flow Analysis with Extrapolation Techniques

Enhanced Newton Method Based Radial Distribution System Load Flow Analysis with Extrapolation Techniques Enhanced Newton Method Based Radial Distribution System Load Flow Analysis with Extrapolation Techniques Asst. Prof. Dr. Hassan Kuhba Electrical Engineering Department, Engineering College/Baghdad University,

More information

1(b) Compensation Example S 0 L U T I 0 N S

1(b) Compensation Example S 0 L U T I 0 N S S 0 L U T I 0 N S Compensation Example I 1U Note: All references to Figures and Equations whose numbers are not preceded by an "S"refer to the textbook. (a) The solution of this problem is outlined in

More information

Fuzzy Complex System of Linear Equations Applied to Circuit Analysis

Fuzzy Complex System of Linear Equations Applied to Circuit Analysis Fuzzy Complex System of Linear Equations Applied to Circuit Analysis Taher Rahgooy, Hadi Sadoghi Yazdi, Reza Monsefi Abstract In this paper, application of fuzzy system of linear equations (FSLE) is investigated

More information

Module 3 : Sequence Components and Fault Analysis

Module 3 : Sequence Components and Fault Analysis Module 3 : Sequence Components and Fault Analysis Lecture 12 : Sequence Modeling of Power Apparatus Objectives In this lecture we will discuss Per unit calculation and its advantages. Modeling aspects

More information

PDN Tool: Ananalytical Model to Calculate the Input Impedance of Chip and Silicon Interposer Power Distribution

PDN Tool: Ananalytical Model to Calculate the Input Impedance of Chip and Silicon Interposer Power Distribution Journal of Contemporary Electronic Research Education and Research Application Research Article PDN Tool: Ananalytical Model to Calculate the Input Impedance of Chip and Silicon Interposer Power Distribution

More information

Rational ABCD Modeling of High-Speed Interconnects

Rational ABCD Modeling of High-Speed Interconnects Rational ABCD Modeling of High-Speed Interconnects Qinwei u and Pinaki Mazumder EECS Dept. University of Michigan, Ann Arbor, MI 4819 Email: qwxu@eecs.umich.edu, mazum@eecs.umich.edu Abstract This paper

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost

More information

Chapter 2 Application to DC Circuits

Chapter 2 Application to DC Circuits Chapter 2 Application to DC Circuits In this chapter we use the results obtained in Chap. 1 to develop a new measurement based approach to solve synthesis problems in unknown linear direct current (DC)

More information

A MULTIFUNCTION ANALOG NON LINEAR FILTER.

A MULTIFUNCTION ANALOG NON LINEAR FILTER. A MULTIFUCTIO AALOG O LIEAR FILTER. ARTURO PRIETO F., GUSTAVO RODRIGUEZ, JOEL GARCIA D., AA MARIA PATRICIA ORTIZ M., SOTERO FUETES G.*, LUIS ABRAHAM SÁCHEZ G., HECTOR JUÁREZ S. Facultad de Ciencias de

More information

Berkeley. Matching Networks. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2016 by Ali M. Niknejad

Berkeley. Matching Networks. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2016 by Ali M. Niknejad Berkeley Matching Networks Prof. Ali M. Niknejad U.C. Berkeley Copyright c 2016 by Ali M. Niknejad February 9, 2016 1 / 33 Impedance Matching R S i i i o Z in + v i Matching Network + v o Z out RF design

More information

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors Unit 2: Modeling in the Frequency Domain Part 4: Modeling Electrical Systems Engineering 582: Control Systems I Faculty of Engineering & Applied Science Memorial University of Newfoundland January 20,

More information

Interconnect s Role in Deep Submicron. Second class to first class

Interconnect s Role in Deep Submicron. Second class to first class Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay

More information

POWER /Ground (P/G) networks connect the power/ground

POWER /Ground (P/G) networks connect the power/ground IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL 22, NO. 12, DECEMBER 2003 1 Reliability-Constrained Area Optimization of VLSI Power/Ground Networks Via Sequence of Linear

More information

Model Reduction via Projection onto Nonlinear Manifolds, with Applications to Analog Circuits and Biochemical Systems

Model Reduction via Projection onto Nonlinear Manifolds, with Applications to Analog Circuits and Biochemical Systems Model Reduction via Projection onto Nonlinear Manifolds, with Applications to Analog Circuits and Biochemical Systems Chenjie Gu and Jaijeet Roychowdhury {gcj,jr}@umn.edu ECE Department, University of

More information

A two-port network is an electrical network with two separate ports

A two-port network is an electrical network with two separate ports 5.1 Introduction A two-port network is an electrical network with two separate ports for input and output. Fig(a) Single Port Network Fig(b) Two Port Network There are several reasons why we should study

More information

A Novel Technique to Improve the Online Calculation Performance of Nonlinear Problems in DC Power Systems

A Novel Technique to Improve the Online Calculation Performance of Nonlinear Problems in DC Power Systems electronics Article A Novel Technique to Improve the Online Calculation Performance of Nonlinear Problems in DC Power Systems Qingshan Xu 1, Yuqi Wang 1, * ID, Minjian Cao 1 and Jiaqi Zheng 2 1 School

More information

Advanced Computational Methods for VLSI Systems. Lecture 4 RF Circuit Simulation Methods. Zhuo Feng

Advanced Computational Methods for VLSI Systems. Lecture 4 RF Circuit Simulation Methods. Zhuo Feng Advanced Computational Methods for VLSI Systems Lecture 4 RF Circuit Simulation Methods Zhuo Feng 6. Z. Feng MTU EE59 Neither ac analysis nor pole / zero analysis allow nonlinearities Harmonic balance

More information

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras

Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome

More information

I. Frequency Response of Voltage Amplifiers

I. Frequency Response of Voltage Amplifiers I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C

More information

Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards

Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards Frank Y. Yuan Viewlogic Systems Group, Inc. 385 Del Norte Road

More information

NOTICE WARNING CONCERNING COPYRIGHT RESTRICTIONS: The copyright law of the United States (title 17, U.S. Code) governs the making of photocopies or

NOTICE WARNING CONCERNING COPYRIGHT RESTRICTIONS: The copyright law of the United States (title 17, U.S. Code) governs the making of photocopies or NOTICE WARNING CONCERNING COPYRIGHT RESTRICTIONS: The copyright law of the United States (title 17, U.S. Code) governs the making of photocopies or other reproductions of copyrighted material. Any copying

More information

0-2 Operations with Complex Numbers

0-2 Operations with Complex Numbers Simplify. 1. i 10 2. i 2 + i 8 3. i 3 + i 20 4. i 100 5. i 77 esolutions Manual - Powered by Cognero Page 1 6. i 4 + i 12 7. i 5 + i 9 8. i 18 Simplify. 9. (3 + 2i) + ( 4 + 6i) 10. (7 4i) + (2 3i) 11.

More information

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010

IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010 Paper Number(s): E1.1 IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE UNIVERSITY OF LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010 EEE/ISE PART I: MEng, BEng and ACGI

More information

Australian Journal of Basic and Applied Sciences. General Fault Admittance Method Solution of a Balanced Line-to-Line-to-Line Fault

Australian Journal of Basic and Applied Sciences. General Fault Admittance Method Solution of a Balanced Line-to-Line-to-Line Fault Australian Journal of Basic and Applied Sciences, 8() January 4, Pages: 8-47 AENSI Journals Australian Journal of Basic and Applied Sciences Journal home page: www.ajbasweb.com General Fault Admittance

More information

0-2 Operations with Complex Numbers

0-2 Operations with Complex Numbers Simplify. 1. i 10 1 2. i 2 + i 8 0 3. i 3 + i 20 1 i esolutions Manual - Powered by Cognero Page 1 4. i 100 1 5. i 77 i 6. i 4 + i 12 2 7. i 5 + i 9 2i esolutions Manual - Powered by Cognero Page 2 8.

More information

Efficient Crosstalk Estimation

Efficient Crosstalk Estimation Efficient Crosstalk Estimation Martin Kuhlmann, Sachin S. Sapatnekar, Keshab K. Parhi Department of Electrical and Computer Engineering University of Minnesota, Minneapolis MN 55455, USA Email: fkuhlmann,

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256

More information

DTT: Direct Truncation of the Transfer Function An Alternative to Moment Matching for Tree Structured Interconnect

DTT: Direct Truncation of the Transfer Function An Alternative to Moment Matching for Tree Structured Interconnect IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2002 131 DTT: Direct Truncation of the Transfer Function An Alternative to Moment Matching for Tree

More information

0 t < 0 1 t 1. u(t) =

0 t < 0 1 t 1. u(t) = A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult

More information

DS0026 Dual High-Speed MOS Driver

DS0026 Dual High-Speed MOS Driver Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation

More information

State Estimation and Power Flow Analysis of Power Systems

State Estimation and Power Flow Analysis of Power Systems JOURNAL OF COMPUTERS, VOL. 7, NO. 3, MARCH 01 685 State Estimation and Power Flow Analysis of Power Systems Jiaxiong Chen University of Kentucky, Lexington, Kentucky 40508 U.S.A. Email: jch@g.uky.edu Yuan

More information

ECE 422/522 Power System Operations & Planning/Power Systems Analysis II : 7 - Transient Stability

ECE 422/522 Power System Operations & Planning/Power Systems Analysis II : 7 - Transient Stability ECE 4/5 Power System Operations & Planning/Power Systems Analysis II : 7 - Transient Stability Spring 014 Instructor: Kai Sun 1 Transient Stability The ability of the power system to maintain synchronism

More information

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching Zhong Wang, Jianwen Zhu Electrical and Computer Engineering 1 King s College Road University of Toronto, Ontario M5S 3G4,

More information

Using FLOTHERM and the Command Center to Exploit the Principle of Superposition

Using FLOTHERM and the Command Center to Exploit the Principle of Superposition Using FLOTHERM and the Command Center to Exploit the Principle of Superposition Paul Gauché Flomerics Inc. 257 Turnpike Road, Suite 100 Southborough, MA 01772 Phone: (508) 357-2012 Fax: (508) 357-2013

More information

INTEGRATION OF INTERCONNECT MODELS IN A CIRCUIT SIMULATOR

INTEGRATION OF INTERCONNECT MODELS IN A CIRCUIT SIMULATOR INTEGRATION OF INTERCONNECT MODELS IN A CIRCUIT SIMULATOR by RAMYA MOHAN A thesis submitted to the Graduate Faculty of North Carolina State University in partial fulfillment of the requirements for the

More information

(amperes) = (coulombs) (3.1) (seconds) Time varying current. (volts) =

(amperes) = (coulombs) (3.1) (seconds) Time varying current. (volts) = 3 Electrical Circuits 3. Basic Concepts Electric charge coulomb of negative change contains 624 0 8 electrons. Current ampere is a steady flow of coulomb of change pass a given point in a conductor in

More information

Test Pattern Generator for Built-in Self-Test using Spectral Methods

Test Pattern Generator for Built-in Self-Test using Spectral Methods Test Pattern Generator for Built-in Self-Test using Spectral Methods Alok S. Doshi and Anand S. Mudlapur Auburn University 2 Dept. of Electrical and Computer Engineering, Auburn, AL, USA doshias,anand@auburn.edu

More information

3D PEEC Capacitance Calculations

3D PEEC Capacitance Calculations 3D PEEC Capacitance Calculations Jonas Ekman LuleQ University of echnology Luleb, Sweden Jonas.Ekman@sm.luth.se Giulio Antonini, Antonio Orlandi University of L Aquila Poggio di Roio, taly Abstract he

More information

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback Analysis and Design of Analog Integrated Circuits Lecture 12 Feedback Michael H. Perrott March 11, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Open Loop Versus Closed Loop Amplifier

More information

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS Objectives: Introduction Notes for course EE1.1 Circuit Analysis 4-5 Re-examination of 1-port sub-circuits Admittance parameters for -port circuits TOPIC 1 -PORT CIRCUITS Gain and port impedance from -port

More information

NETWORK ANALYSIS WITH APPLICATIONS

NETWORK ANALYSIS WITH APPLICATIONS NETWORK ANALYSIS WITH APPLICATIONS Third Edition William D. Stanley Old Dominion University Prentice Hall Upper Saddle River, New Jersey I Columbus, Ohio CONTENTS 1 BASIC CIRCUIT LAWS 1 1-1 General Plan

More information

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM. ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until

More information