EE5900 Spring Lecture 5 IC interconnect model order reduction Zhuo Feng

Size: px
Start display at page:

Download "EE5900 Spring Lecture 5 IC interconnect model order reduction Zhuo Feng"

Transcription

1 EE59 Spring Parallel VLSI CAD Algorithms Lecture 5 IC interconnect model order reduction Zhuo Feng 5. Z. Feng MU EE59

2 In theory we can apply moment matching for any order of approximation But in practice it s not so simple: Approximations of stable systems can be unstable Finite precision problems Inherent instability of Pade approximations 5. Z. Feng MU EE59

3 ypical Application : transfer function/impedance and driving pt. impedance for logic gate + interconnect 5.3 Z. Feng MU EE59

4 v o v IN v IN Driving pt. + admittance v v IN o Driving pt. admittance 5.4 Z. Feng MU EE59

5 Moments of the input voltage current represent moments s V IN of the driving point admittance if I s V IN I V V IN s s Y IN s 5.5 Z. Feng MU EE59

6 For an RC tree (all C s to gnd, no loops of R s): Y m Y all capacitors m Y Y Y IN s m s m s m 3 Y 3 s C6 m k C5 m k C m C5 5 k C C6 6m k C m k C m k C3 mk C 4 m k V in m k C C Cm k C m k C C3 3m k C C 4 4m k 5.6 Z. Feng MU EE59

7 Calculate an approximate model via usual approach: Y Y Y m s m s m3 s 3 Y Y Y m m s m3 s q i i s pˆ i kˆ hen multiply by s: Yˆ IN s q s kˆ i s p i ˆ i For many applications we synthesize a ckt to represent this driving pt. admittance 5.7 Z. Feng MU EE59

8 Driving pt. synthesis for RC ckts: ˆ k q kˆ s I q ˆ ˆ p k q q p k ˆ ˆ s V IN s Yˆ q q IN p s k s p s k s s Y ˆ ˆ ˆ ˆ ˆ q s I ˆ ˆ ˆ ˆ ˆ k s p s s I k s p k s I s V IN s V IN s I Z. Z. Feng Feng MU EE59 MU EE

9 Waveform/delay analysis ( nd order) v t v v t Ĥ s v t ransfer fcts are not easily synthesized more later We ll also show that we don t have to synthesize the driving pt. -- can insert num. integ. eqns directly 5.9 Z. Feng MU EE59

10 For lossy interconnects & gates, this flow works well For low-loss RLC ckts it is more difficult to capture dominant poles due to comparable decay rates O O O O O O j vt t 5. Z. Feng MU EE59

11 Attempts have been made at making moment-matching work for such problems (e.g. frequency shifting) But now there are much better ways! What if we use eigenvalue methods to calculate the dominant poles? V at a node of interest s L sa RU s A G C R G B m k Eigenvalues of A are ckt time constants L A k R 5. Z. Feng MU EE59

12 Attempts have been made at making moment-matching work for such problems (e.g. frequency shifting) But now there are much better ways! What if we use eigenvalue methods to calculate the dominant poles? V at a node of interest s L sa RU s A G C R G B m k Eigenvalues of A are ckt time constants L A k R 5. Z. Feng MU EE59

13 A series of papers on model order reduction L. Pillage and R.A. Rohrer, Asymptotic waveform evaluation for timing analysis Computer-Aided Design of Integrated Circuits and Systems, IEEE ransactions on Volume 9, Issue 4, April 99 Page(s): E. J. Grimme, Krylov projection methods for model reduction, Ph.D. dissertation, Univ. of Illinois, Urbana-Champaign, 997. P. Feldmann and R. W. Freund, Reduced-order modeling of large linear subcircuits via a block Lanczos algorithm, in Proc. 3nd IEEE/ACM Design Automation Conf., pp , Jun K. J. Kerns and A.. Yang, Preservation of passivity during RLC network reduction via split congruence transformations, in Proc. 34th IEEE/ACM Design Automation Conf., pp , Jun A. Odabasioglu, M. Celik, and L. Pileggi, PRIMA: Passive reduced-order interconnect macromodeling algorithm, IEEE rans. on Computer-Aided Design of CAS, vol. 8, no. 8, pp , Aug J. Phillips, L. Daniel, L. M. Silveira, Guaranteed passive balancing transformations for model order reduction, Design Automation Conference,. Proceedings. 39th June Page(s):5-57 P. Li and L. Pileggi, NORM: compact model order reduction of weakly nonlinear systems, Design Automation Conference, 3. Proceedings, June 3 Page(s): Z. Feng MU EE59

14 Eigenvalues A i i i n x n i-th n x eigenvector i-th scalar eigenvalue Build an S = hen AS x S x x x n Diagonal matrix of all eigenvalues 5.4 Z. Feng MU EE59

15 If A has a complete set of n eigenvalues (diagonalizable matrix) then the eigenvectors span the entire n-dimensional space --form a basis Example= n=3 z y x We can orthonormalize the eigenvectors so that this basis looks more like x, y, z 5.5 Z. Feng MU EE59

16 Matrix A expressed in terms of this basis is diagonal A i for all directions i i AS S S AS similarity transformation Eigenvalues of A and S AS are identical 5.6 Z. Feng MU EE59

17 If the eigenvalues are distinct, and we orthonormalize the eigenvalues, then S is an orthogonal matrix, and S S S AS S S x x x n x x x n Not true in general! 5.7 Z. Feng MU EE59

18 Congruence transformation B Y AY for some Y A & B are congruent Eigenvalues not necessarily the same (not a similarity transformation) If S is not orthogonal, then the congruence trans- formation does not preserve the eigenvalues S AS if S is not orthogonal! 5.8 Z. Feng MU EE59

19 What if we apply a congruence transformation to G and C directly If AS S GS S CS G C S G CS S CS GS S GS S GS? Eigenvalues are preserved! Amatrix 5.9 Z. Feng MU EE59

20 his congruence transformation is foundation of PRIMA We don t know eigenvalues, but we can approximate them via orthogonalized moments Krylov subspace S R AR A R Instead of an n x n S-matrix, we use an n x q approxi- mation to capture q-most dominant poles 5. Z. Feng MU EE59

21 If S is n x q, then congruence transformations on G and C tend to preserve q most dominant eigenvalues S GS S CS q x n n x n n x q q x q G ~ q q C ~ q q 5. Z. Feng MU EE59

22 PRIMA: use the Krylov subspace (moments) for the congruence transformation instead of eigenvectors erminology: PRIMA paper uses to denote the n x q matrix for congruence transformation instead of S R AR q A q R n 5. Z. Feng MU EE59

23 defines the subspace spanned by the first q moments But we must orthonormalize the Krylov vectors since moments become dominated by first eigenvalue and high frequency information is lost wo approaches to orthonormalization: Arnoldi Process: apply Gram-Schmidt orthogonalization as moments are calculated Lanczos Process: avoids long recurrence through all previous vectors, but at a price of algorithm complexity 5.3 Z. Feng MU EE59

24 PRIMA (with Arnoldi Process). Calculate R and normalize it R G B R first column of (a vector if B is a vector) where. Calculate l AR using G R R C G C Orthonormalize w.r.t. to produce nd column of 5.4 Z. Feng MU EE59

25 Add a term to make the vectors orthogonal: a a a Choose so that is orthogonal to Find y z y, z a such that, a a Inner product: nd column of 5.5 Z. Feng MU EE59

26 & 3. Use to calculate ; then orthonormalize w.r.t. a a a a a a For 3 it s a 3 x 3 problems, and so on 5.6 Z. Feng MU EE59

27 In Matlab it s easier to use QR to orthonormalize the vectors as they re computed Not the most efficient approach, but the simplest: QR of Columns of Q are the vectors that span the Krylov subspace QR of Z. Feng MU EE59

28 Why are Krylov vectors (moments) a good approximation of the dominant eigenvectors? We know that: lim k A k R k x Dominant eigenvalue Dominant eigenvector But since we orthogonalize, we keep focusing on the next most dominant eigen-direction 5.8 Z. Feng MU EE59

29 R is not the first eigenvector direction, but we d expect the first several Krylov vectors to span a subspace similar to that spanned by the first several eigenvectors You ll find that PRIMA works great for high orders of approximation, but is lousy for really low order (e.g. nd ) Probably could try moment shifting to get a more accurate starting vector or even shift to get accurate vector at each order 5.9 Z. Feng MU EE59

30 PRIMA q ~ C C PRIMA terminology: H ~ B H s L G sc B B ~ ~ L ~ L ~ ~ ~ s L G sc B ~ G G scalarq x for one response q x q q x for one input 5.3 Z. Feng MU EE59

31 o solve for poles & residues: ~ ~ s L G sc ~ B H ~ ~ L ~ sa ~ ~ R Eigendecompose ~ ~ ~ A SS A ~ A G R G q x q q x q containing dominant time constants ~ ~ ~ Substitute for G C A ~ ~~ ~ ~ ~ L SS ss S R ~ ~ ~ L S s S ~ R ~ ~ ~ L ~ S s S R C B 5.3 Z. Feng MU EE59

32 s s s s q ~ ~ L S S x q q x ~ ~ G ~ B H ~ s s q k kk s k 5.3 Z. Feng MU EE59

33 RLC example once again for the response at node 5 sl G G 5 sc 5 G 6 G 6 sc C G G G G sc 6 V in sc sc sc sc Z. Feng MU EE59

34 RLC Example L = (Response at Node 5) C = Z. Feng MU EE59

35 G = Need a particular formulation of G & B to preserve passivity: Sec. 6.6, Ref. B = Z. Feng MU EE59

36 A = Columns through Columns 8 through Z. Feng MU EE59

37 R = eigenvalues of A: i i Z. Feng MU EE59

38 normalized R = build up by adding A^i*R terms to it... = Z. Feng MU EE59

39 then orthonormalize using QR: Q = he R part of QR is not needed: r = Z. Feng MU EE59

40 = = Z. Feng MU EE59

41 Q = = and so on Z. Feng MU EE59

42 Using q=6: Gtilda = Ctilda = Btilda = Z. Feng MU EE59

43 Ltilda = Stilda = Columns through i i i i i.636+.i i.54-.4i i.7+.44i i i Columns 5 through Z. Feng MU EE59

44 LAMBDAtilda = i i If we use only 4 moments: LAMBDAtilda = i i 5.44 Z. Feng MU EE59

45 .6.56 s s 4 s 5 Z s poles 3 j Z s.56s 3 s s 5.7s.4s 4.3 Z(s) poles at : 3.74, 5 j, 5 j Drive Z(s) with a current and it oscillates at 5 rads/s Practical example shown in PRIMA paper 5.45 Z. Feng MU EE59

46 Passivity is much more important for multiports -- we can generally find passive models for single ports Example: calculate reduced order Y or Z parameters N-coupled lines example Modeled as N or N ports 5.46 Z. Feng MU EE59

47 One ports and transfer functions are often used for Static iming Analysis Z. Feng MU EE59

48 Multiport models required for interconnect when there is coupling between metal lines Aggressor Aggressor Victim 5.48 Z. Feng MU EE59

49 Analog circuits will often be multiports too M.O.R. works with controlled sources in the RLC circuits For digital or analog, the multiport is often Y or Z parameters v v N linear ckt I I N s Y s Y s V s Y N V s N s YNN s N s Find reduced order Y(s) model 5.49 Z. Feng MU EE59

50 Example: l C c G G 3 4 U i C C s i L i s G U Z. Feng MU EE59

51 Write eqns so that C matrix is non negative Write eqns so that C-matrix is non-negative definite v C C C 3 C C C C v v C C C C C C 4 L i i v L S S i i Z. Z. Feng Feng MU EE59 MU EE

52 v v G G G G G G u u v v G G G u i i S L i S E E N G Z. Z. Feng Feng MU EE59 MU EE E

53 Use L to isolate variables: i i G sc Bu N-port currents are: i L G sc Bu i currents at ports x Y(s) matrix voltages at ports v v v v il is i 3 4 S Z. Feng MU EE59

54 i i u u Y s L G sc B L sa R A G C R G B B is now a matrix Eigenvalues of A are the poles of Y(s) Z. Feng MU EE59

55 A k R Columns of represent the k-th moments when considering each port voltage input individually Y s L sa R R G B matrix Z. Feng MU EE59

56 A k R So we calculate moments in blocks, (size is n x N, where N is the # of ports) i i u u Z. Feng MU EE59

57 G and C are n x n, so the congruence transformation ~ ~ to G, C of q x q size will require to be q x n We match only yq q/n moments (but at all ports simultaneously) R AR A q N R For our examples, N=, so if we want q=6, we match 3 moments for each port Z. Feng MU EE59

58 Apply congruence transformation in the same way as we did for single-input-single-out (SISO) case But it is now MIMO (multi-input input multi-output) ~ C C ~ G G ~ B B Lˆ L Yˆ ~ ~ s Lˆ G sc B ~ Yˆ s B is provably passive as long as and C is nonnegative definite L Z. Feng MU EE59

59 Can stamp reduced order matrices, G ~, C ~ directly into circuit simulation matrix Nonlinear models are in time domain Stamp for all x NL V other NL elements I N ~ u p V p I N L ip ~ ~ ~ d ~ B G C xq dt Note that G ~, C ~ contain negative and off-diagonal terms that behave like controlled sources Z. Feng MU EE59

60 Can also eigendecompose and solve for pole and residues as we did for the SISO case Yˆ s Each term in has the same set of poles A ~ For a -port system, if poles are required, we only match m through m5 For a large N this can make block reduction method overly complex 5.6 Z. Feng MU EE59

61 It is more efficient to use a SIMO model for N-ports, but passivity is not ensured!. Solve for first column of Y(s) i u. Solve for the nd column of Y(s) i u Y(s) no longer has a common set of poles! 5.6 Z. Feng MU EE59

62 Realization of reduced order models in Spice --- State-space representation Y. Liu, Strojwas and Pileggi, ftd: An exact Frequency to ime domain conversion for Reduced Order RLC Interconnect Models, DAC98 S. Kim, Gopal and Pillage, ime domain macromodels for VLSI interconnect Analysis, IEEE CAD 94 Bracken, Raghavan and Rohrer, Interconnect Simulation with AWE, IEEE CAS, Z. Feng MU EE59

63 Passivity is still very important! RLC macromodel Impedance at port is changing with every NR iteration RLC macromodel 5.63 Z. Feng MU EE59

64 If we use successive chords for the nonlinear iteration, the impedance driving the ports can be fixed Newton-Raphson Successive Chord 5.64 Z. Feng MU EE59

65 Now we include the chord resistors as part of the model order reduction process RLC macromodel 5.65 Z. Feng MU EE59

Practical Considerations For Passive Reduction of RLC Circuits

Practical Considerations For Passive Reduction of RLC Circuits Practical Considerations For Passive Reduction of RLC Circuits Altan Odabasioglu and Mustafa Celik {altan, celik}@montereydesign.com Monterey Design Systems, Inc. Sunnyvale, CA 94089 Lawrence T. Pileggi

More information

An Optimum Fitting Algorithm for Generation of Reduced-Order Models

An Optimum Fitting Algorithm for Generation of Reduced-Order Models An Optimum Fitting Algorithm for Generation of Reduced-Order Models M.M. Gourary 1, S.G. Rusakov 1, S.L. Ulyanov 1, M.M. Zharov 1, B.J. Mulvaney 2 1 IPPM, Russian Academy of Sciences, Moscow 1523, e-mail:

More information

Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form

Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form Boyuan Yan, Sheldon X.-D. Tan,PuLiu and Bruce McGaughy Department of Electrical Engineering, University of

More information

Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities

Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Model-Order Reduction of High-Speed Interconnects: Challenges and Opportunities Michel Nakhla Carleton University Canada Model Reduction for Complex Dynamical Systems Berlin 2010 EMI Delay Crosstalk Reflection

More information

Passive reduced-order modeling via Krylov-subspace methods

Passive reduced-order modeling via Krylov-subspace methods Passive reduced-order modeling via Krylov-subspace methods Roland W. Freund Bell Laboratories Room 2C 525 700 Mountain Avenue Murray Hill, New Jersey 07974 0636, U.S.A. freund@research.bell-labs.com Keywords:

More information

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng

Parallel VLSI CAD Algorithms. Lecture 1 Introduction Zhuo Feng Parallel VLSI CAD Algorithms Lecture 1 Introduction Zhuo Feng 1.1 Prof. Zhuo Feng Office: EERC 513 Phone: 487-3116 Email: zhuofeng@mtu.edu Class Website http://www.ece.mtu.edu/~zhuofeng/ee5900spring2012.html

More information

Structure-Preserving Model Order Reduction of RCL Circuit Equations

Structure-Preserving Model Order Reduction of RCL Circuit Equations Structure-Preserving Model Order Reduction of RCL Circuit Equations Roland W. Freund Department of Mathematics, University of California at Davis, One Shields Avenue, Davis, CA 95616, U.S.A. freund@math.ucdavis.edu

More information

Advanced Computational Methods for VLSI Systems. Lecture 4 RF Circuit Simulation Methods. Zhuo Feng

Advanced Computational Methods for VLSI Systems. Lecture 4 RF Circuit Simulation Methods. Zhuo Feng Advanced Computational Methods for VLSI Systems Lecture 4 RF Circuit Simulation Methods Zhuo Feng 6. Z. Feng MTU EE59 Neither ac analysis nor pole / zero analysis allow nonlinearities Harmonic balance

More information

Passive Reduced Order Multiport Modeling: The Padé-Laguerre, Krylov-Arnoldi-SVD Connection

Passive Reduced Order Multiport Modeling: The Padé-Laguerre, Krylov-Arnoldi-SVD Connection Passive Reduced Order Multiport Modeling: The Padé-Laguerre, Krylov-Arnoldi-SVD Connection Luc Knockaert and Daniel De Zutter 1 Abstract A reduced order multiport modeling algorithm based on the decomposition

More information

A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices

A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices A Trajectory Piecewise-Linear Approach to Model Order Reduction and Fast Simulation of Nonlinear Circuits and Micromachined Devices Michał Rewieński, Jacob White Department of Electrical Engineering and

More information

DTT: Direct Truncation of the Transfer Function An Alternative to Moment Matching for Tree Structured Interconnect

DTT: Direct Truncation of the Transfer Function An Alternative to Moment Matching for Tree Structured Interconnect IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2002 131 DTT: Direct Truncation of the Transfer Function An Alternative to Moment Matching for Tree

More information

Model Order-Reduction of RC(L) Interconnect including Variational Analysis

Model Order-Reduction of RC(L) Interconnect including Variational Analysis _ Model Order-Reduction of RC(L) Interconnect including Variational Analysis Ying Liu, Lawrence T. Pileggi and Andrzej J. Strojwas Department of Electrical and Computer Engineering Carnegie Mellon University

More information

EE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng

EE5900 Spring Lecture 4 IC interconnect modeling methods Zhuo Feng EE59 Spring Parallel LSI AD Algoriths Lecture I interconnect odeling ethods Zhuo Feng. Z. Feng MTU EE59 So far we ve considered only tie doain analyses We ll soon see that it is soeties preferable to odel

More information

Second-Order Balanced Truncation for Passive Order Reduction of RLCK Circuits

Second-Order Balanced Truncation for Passive Order Reduction of RLCK Circuits IEEE RANSACIONS ON CIRCUIS AND SYSEMS II, VOL XX, NO. XX, MONH X Second-Order Balanced runcation for Passive Order Reduction of RLCK Circuits Boyuan Yan, Student Member, IEEE, Sheldon X.-D. an, Senior

More information

Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization

Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization Wavelet-Based Passivity Preserving Model Order Reduction for Wideband Interconnect Characterization Mehboob Alam, Arthur Nieuwoudt, and Yehia Massoud Rice Automated Nanoscale Design Group Rice University,

More information

Identification of Electrical Circuits for Realization of Sparsity Preserving Reduced Order Models

Identification of Electrical Circuits for Realization of Sparsity Preserving Reduced Order Models Identification of Electrical Circuits for Realization of Sparsity Preserving Reduced Order Models Christof Kaufmann 25th March 2010 Abstract Nowadays very-large scale integrated circuits contain a large

More information

Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors

Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors L. Daniel and J. White Department of Electrical Engineering and Computer Science Research Lab

More information

Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors

Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors Automatic Generation of Geometrically Parameterized Reduced Order Models for Integrated Spiral RF-Inductors Luca Daniel Massachusetts Institute of Technology Dept. of Elect. Engin. and Comp. Science Research

More information

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching Zhong Wang, Jianwen Zhu Electrical and Computer Engineering 1 King s College Road University of Toronto, Ontario M5S 3G4,

More information

Wideband Modeling of RF/Analog Circuits via Hierarchical Multi-Point Model Order Reduction

Wideband Modeling of RF/Analog Circuits via Hierarchical Multi-Point Model Order Reduction 2E-1 Wideband Modeling of RF/Analog Circuits via Hierarchical Multi-Point Model Order Reduction Zhenyu Qi, Sheldon X.-D. Tan Department of Electrical Engineering, University of California, Riverside, CA

More information

ECE 546 Lecture 15 Circuit Synthesis

ECE 546 Lecture 15 Circuit Synthesis ECE 546 Lecture 15 Circuit Synthesis Spring 018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 MOR via Vector Fitting Rational

More information

ECE 451 Circuit Synthesis

ECE 451 Circuit Synthesis ECE 451 Circuit Synthesis Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 451 Jose Schutt Aine 1 MOR via Vector Fitting Rational function approximation:

More information

Model order reduction of electrical circuits with nonlinear elements

Model order reduction of electrical circuits with nonlinear elements Model order reduction of electrical circuits with nonlinear elements Andreas Steinbrecher and Tatjana Stykel 1 Introduction The efficient and robust numerical simulation of electrical circuits plays a

More information

Model Order Reduction

Model Order Reduction Model Order Reduction Wil Schilders NXP Semiconductors & TU Eindhoven November 26, 2009 Utrecht University Mathematics Staff Colloquium Outline Introduction and motivation Preliminaries Model order reduction

More information

TRANSIENT RESPONSE OF A DISTRIBUTED RLC INTERCONNECT BASED ON DIRECT POLE EXTRACTION

TRANSIENT RESPONSE OF A DISTRIBUTED RLC INTERCONNECT BASED ON DIRECT POLE EXTRACTION Journal of Circuits, Systems, and Computers Vol. 8, No. 7 (29) 263 285 c World Scientific Publishing Company TRANSIENT RESPONSE OF A DISTRIBUTED RLC INTERCONNECT BASED ON DIRECT POLE EXTRACTION GUOQING

More information

Laguerre-SVD Reduced-Order Modeling

Laguerre-SVD Reduced-Order Modeling IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 48, NO. 9, SEPTEMBER 2000 1469 Laguerre-SVD Reduced-Order Modeling Luc Knockaert, Member, IEEE, and Daniël De Zutter, Senior Member, IEEE Abstract

More information

Efficient Crosstalk Estimation

Efficient Crosstalk Estimation Efficient Crosstalk Estimation Martin Kuhlmann, Sachin S. Sapatnekar, Keshab K. Parhi Department of Electrical and Computer Engineering University of Minnesota, Minneapolis MN 55455, USA Email: fkuhlmann,

More information

Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction

Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction 1 Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction Hao Yu, Yiyu Shi, and Lei He Electrical Engineering Department University of California, Los

More information

Two-Sided Arnoldi in Order Reduction of Large Scale MIMO Systems

Two-Sided Arnoldi in Order Reduction of Large Scale MIMO Systems Two-Sided Arnoldi in Order Reduction of Large Scale MIMO Systems B. Salimbahrami and B. Lohmann Institute of Automation, University of Bremen Otto-Hahn-Allee, NW1 28359 Bremen, Germany e-mail: salimbahrami@iat.uni-bremen.de

More information

NORM: Compact Model Order Reduction of Weakly Nonlinear Systems

NORM: Compact Model Order Reduction of Weakly Nonlinear Systems 9. NORM: Compact Model Order Reduction of Wealy Nonlinear Systems Peng Li and Lawrence T. Pileggi Department of ECE, Carnegie Mellon University, Pittsburgh, Pennsylvania, USA 3 {pli, pileggi}@ece.cmu.edu

More information

Accurate Modeling of Lossy Nonuniform Transmission Lines by Using Differential Quadrature Methods

Accurate Modeling of Lossy Nonuniform Transmission Lines by Using Differential Quadrature Methods IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL 50, NO 10, OCTOBER 2002 2233 Accurate Modeling of Lossy Nonuniform Transmission Lines by Using Differential Quadrature Methods Qinwei Xu, Student

More information

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e

Some of the different forms of a signal, obtained by transformations, are shown in the figure. jwt e z. jwt z e Transform methods Some of the different forms of a signal, obtained by transformations, are shown in the figure. X(s) X(t) L - L F - F jw s s jw X(jw) X*(t) F - F X*(jw) jwt e z jwt z e X(nT) Z - Z X(z)

More information

Poor Man s TBR: A Simple Model Reduction Scheme

Poor Man s TBR: A Simple Model Reduction Scheme Poor Man s TBR: A Simple Model Reduction Scheme Joel Phillips Cadence Berkeley Laboratories Cadence Design Systems San Jose, CA 95134, U.S.A. jrp@cadence.com L. Miguel Silveira INESC ID/IST, Cadence Laboratories

More information

MODEL-order reduction is emerging as an effective

MODEL-order reduction is emerging as an effective IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 5, MAY 2005 975 Model-Order Reduction by Dominant Subspace Projection: Error Bound, Subspace Computation, and Circuit Applications

More information

Operator-based Model-Order Reduction of Linear Periodically Time-Varying Systems

Operator-based Model-Order Reduction of Linear Periodically Time-Varying Systems 5 Operator-based Model-Order Reduction of Linear Periodically Time-Varying Systems Yayun Wan, Jaijeet Roychowdhury ECE Department University of Minnesota Minneapolis, MN, USA yayun,jr@eceumnedu ABSTRACT

More information

WHILE designing VLSI chips, engineers need to take

WHILE designing VLSI chips, engineers need to take IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS TurboMOR-RC: an Efficient Model Order Reduction Technique for RC Networks with Many Ports Denis Oyaro, Student Member, IEEE, and Piero

More information

Closed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect

Closed Form Expressions for Delay to Ramp Inputs for On-Chip VLSI RC Interconnect ISSN -77 (Paper) ISSN -87 (Online) Vol.4, No.7, - National Conference on Emerging Trends in Electrical, Instrumentation & Communication Engineering Closed Form Expressions for Delay to Ramp Inputs for

More information

A New Simulation Technique for Periodic Small-Signal Analysis

A New Simulation Technique for Periodic Small-Signal Analysis A New Simulation Technique for Periodic Small-Signal Analysis MM.Gourary,S.G.Rusakov,S.L.Ulyanov,M.M.Zharov IPPM, Russian Academy of Sciences, Moscow, Russia B. J. Mulvaney Motorola Inc., Austin, Texas,

More information

4.8 Arnoldi Iteration, Krylov Subspaces and GMRES

4.8 Arnoldi Iteration, Krylov Subspaces and GMRES 48 Arnoldi Iteration, Krylov Subspaces and GMRES We start with the problem of using a similarity transformation to convert an n n matrix A to upper Hessenberg form H, ie, A = QHQ, (30) with an appropriate

More information

Order reduction of large scale second-order systems using Krylov subspace methods

Order reduction of large scale second-order systems using Krylov subspace methods Linear Algebra and its Applications 415 (2006) 385 405 www.elsevier.com/locate/laa Order reduction of large scale second-order systems using Krylov subspace methods Behnam Salimbahrami, Boris Lohmann Lehrstuhl

More information

ECE 451 Macromodeling

ECE 451 Macromodeling ECE 451 Macromodeling Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 451 Jose Schutt Aine 1 Blackbox Macromodeling Nonlinear Network 1 Nonlinear Network

More information

Model Order Reduction of Fully Parameterized Systems by Recursive Least Square Optimization

Model Order Reduction of Fully Parameterized Systems by Recursive Least Square Optimization Model Order Reduction of Fully Parameterized Systems by Recursive Least Square Optimization Zheng Zhang, Ibrahim (Abe) M. Elfadel, and Luca Daniel Research Lab of Electronics, Massachusetts Institute of

More information

Stability and Passivity of the Super Node Algorithm for EM Modeling of IC s

Stability and Passivity of the Super Node Algorithm for EM Modeling of IC s Stability and Passivity of the Super Node Algorithm for EM Modeling of IC s M.V. Ugryumova and W.H.A. Schilders Abstract The super node algorithm performs model order reduction based on physical principles.

More information

Bordered Block-Diagonal Preserved Model-Order Reduction for RLC Circuits

Bordered Block-Diagonal Preserved Model-Order Reduction for RLC Circuits Xu Lei Bordered Block-Diagonal Preserved Model-Order Reduction for RLC Circuits School of Electrical Engineering Thesis submitted for examination for the degree of Master of Science in Technology. Espoo

More information

Last Time. Social Network Graphs Betweenness. Graph Laplacian. Girvan-Newman Algorithm. Spectral Bisection

Last Time. Social Network Graphs Betweenness. Graph Laplacian. Girvan-Newman Algorithm. Spectral Bisection Eigenvalue Problems Last Time Social Network Graphs Betweenness Girvan-Newman Algorithm Graph Laplacian Spectral Bisection λ 2, w 2 Today Small deviation into eigenvalue problems Formulation Standard eigenvalue

More information

Sparse Implicit Projection (SIP) for Reduction of General Many-Terminal Networks

Sparse Implicit Projection (SIP) for Reduction of General Many-Terminal Networks Sparse mplicit Projection (SP) for Reduction of General Many-Terminal Networks Zuochang Ye, Dmitry Vasilyev, Zhenhai Zhu, Joel R. Phillips Cadence Research Laboratories Massachusetts nstitute of Technology

More information

VERIFYING systems hierarchically at different levels

VERIFYING systems hierarchically at different levels IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL 46, NO 10, OCTOBER 1999 1273 Reduced-Order Modeling of Time-Varying Systems Jaijeet Roychowdhury Abstract We present

More information

Model Order Reduction for Strictly Passive and Causal Distributed Systems

Model Order Reduction for Strictly Passive and Causal Distributed Systems odel Order Reduction for Strictly Passive and Causal Distributed Systems Luca Daniel University of California, Bereley dluca@eecs.bereley.edu Joel Phillips Cadence Bereley Labs jrp@cadence.com ABSTRACT

More information

AWE Macromodels of VLSI Interconnect for Circuit Simulation *

AWE Macromodels of VLSI Interconnect for Circuit Simulation * AWE Macromodels of VLSI Interconnect for Circuit Simulation * Seok-Yoon Kim, Nanda Gopal, and Lawrence T. Pillage Computer Engineering Research Center The University of Texas at Austin 2201, Donley Drive,

More information

Recycling Krylov Subspaces for Solving Linear Systems with Successively Changing Right-Hand Sides Arising in Model Reduction

Recycling Krylov Subspaces for Solving Linear Systems with Successively Changing Right-Hand Sides Arising in Model Reduction Recycling Krylov Subspaces for Solving Linear Systems with Successively Changing Right-Hand Sides Arising in Model Reduction Peter Benner and Lihong Feng Abstract We discuss the numerical solution of successive

More information

Model Order Reduction for Systems with Non-Rational Transfer Function Arising in Computational Electromagnetics

Model Order Reduction for Systems with Non-Rational Transfer Function Arising in Computational Electromagnetics Model Order Reduction for Systems with Non-Rational Transfer Function Arising in Computational Electromagnetics Lihong Feng and Peter Benner Abstract We consider model order reduction of a system described

More information

AS VERY large scale integration (VLSI) technology advances

AS VERY large scale integration (VLSI) technology advances 1496 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 25, NO. 8, AUGUST 2006 Wideband Passive Multiport Model Order Reduction and Realization of RLCM Circuits Zhenyu

More information

Comparison of Model Reduction Methods with Applications to Circuit Simulation

Comparison of Model Reduction Methods with Applications to Circuit Simulation Comparison of Model Reduction Methods with Applications to Circuit Simulation Roxana Ionutiu, Sanda Lefteriu, and Athanasios C. Antoulas Department of Electrical and Computer Engineering, Rice University,

More information

Fast Thermal Simulation for Run-Time Temperature Tracking and Management

Fast Thermal Simulation for Run-Time Temperature Tracking and Management Fast Thermal Simulation for Run-Time Temperature Tracking and Management Pu Liu, Student Member, IEEE, Hang Li, Student Member, IEEE, Lingling Jin, Wei Wu, Sheldon X.-D. Tan, Senior Member, IEEE, Jun Yang,

More information

WITH continued technology scaling, semiconductor

WITH continued technology scaling, semiconductor 1602 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 26, NO. 9, SEPTEMBER 2007 Interval-Valued Reduced-Order Statistical Interconnect Modeling James D. Ma and Rob A.

More information

University of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /6.

University of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /6. Poncet-Montanges, A. P., Cooper, J. E., Jones, D., Gaitonde, A. L., & Lemmens, Y. (2016). Frequency Domain Approach for Transonic Unsteady Aerodynamic Modelling. In 15th Dynamics Specialists Conference

More information

An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits

An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits Design Automation Group An Efficient Graph Sparsification Approach to Scalable Harmonic Balance (HB) Analysis of Strongly Nonlinear RF Circuits Authors : Lengfei Han (Speaker) Xueqian Zhao Dr. Zhuo Feng

More information

INTEGRATION OF INTERCONNECT MODELS IN A CIRCUIT SIMULATOR

INTEGRATION OF INTERCONNECT MODELS IN A CIRCUIT SIMULATOR INTEGRATION OF INTERCONNECT MODELS IN A CIRCUIT SIMULATOR by RAMYA MOHAN A thesis submitted to the Graduate Faculty of North Carolina State University in partial fulfillment of the requirements for the

More information

MODEL ORDER REDUCTION FOR PEEC MODELING BASED ON MOMENT MATCHING

MODEL ORDER REDUCTION FOR PEEC MODELING BASED ON MOMENT MATCHING Progress In Electromagnetics Research, Vol. 114, 285 299, 2011 MODEL ORDER REDUCTION FOR PEEC MODELING BASED ON MOMENT MATCHING Z. F. Song and D. L. Su EMC Laboratory, Beihang University 37 XueYuan Road,

More information

Model reduction of large-scale dynamical systems

Model reduction of large-scale dynamical systems Model reduction of large-scale dynamical systems Lecture III: Krylov approximation and rational interpolation Thanos Antoulas Rice University and Jacobs University email: aca@rice.edu URL: www.ece.rice.edu/

More information

AMS526: Numerical Analysis I (Numerical Linear Algebra)

AMS526: Numerical Analysis I (Numerical Linear Algebra) AMS526: Numerical Analysis I (Numerical Linear Algebra) Lecture 19: More on Arnoldi Iteration; Lanczos Iteration Xiangmin Jiao Stony Brook University Xiangmin Jiao Numerical Analysis I 1 / 17 Outline 1

More information

Krylov-subspace methods for reduced-order modeling in circuit simulation

Krylov-subspace methods for reduced-order modeling in circuit simulation Krylov-subspace methods for reduced-order modeling in circuit simulation Roland Freund To cite this version: Roland Freund. Krylov-subspace methods for reduced-order modeling in circuit simulation. Journal

More information

Two-pole Analysis of Interconnection Trees *

Two-pole Analysis of Interconnection Trees * wo-pole Analysis of Interconnection rees * Andrew B. Kahng and Sudhakar Muddu UCLA Computer Science Department, Los Angeles, CA 90024-1596 USA Abstract We address the two-pole simulation of interconnect

More information

ECE 546 Lecture 13 Scattering Parameters

ECE 546 Lecture 13 Scattering Parameters ECE 546 Lecture 3 Scattering Parameters Spring 08 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Transfer Function Representation

More information

THE recent trend in the VLSI industry toward miniature

THE recent trend in the VLSI industry toward miniature Model Order Reduction of Linear Time Variant High Speed VLSI Interconnects using Frequency Shift Technique J.V.R.Ravindra, Student Member, IEEE, M.B.Srinivas, Member, IEEE International Science Index,

More information

Introduction to Model Order Reduction

Introduction to Model Order Reduction Introduction to Model Order Reduction Wil Schilders 1,2 1 NXP Semiconductors, Eindhoven, The Netherlands wil.schilders@nxp.com 2 Eindhoven University of Technology, Faculty of Mathematics and Computer

More information

An Equivalent Circuit Formulation of the Power Flow Problem with Current and Voltage State Variables

An Equivalent Circuit Formulation of the Power Flow Problem with Current and Voltage State Variables An Equivalent Circuit Formulation of the Power Flow Problem with Current and Voltage State Variables David M. Bromberg, Marko Jereminov, Xin Li, Gabriela Hug, Larry Pileggi Dept. of Electrical and Computer

More information

System Level Modeling of Microsystems using Order Reduction Methods

System Level Modeling of Microsystems using Order Reduction Methods System Level Modeling of Microsystems using Order Reduction Methods Sven Reitz, Jens Bastian, Joachim Haase, Peter Schneider, Peter Schwarz Fraunhofer Institute for Integrated Circuits, Branch Lab Design

More information

An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction

An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction Microelectronic Engineering 60 (00) 15 www.elsevier.com/ locate/ mee An efficient DC-gain matched balanced truncation realization for VLSI interconnect circuit order reduction Xuan Zeng *, Dian Zhou, Wei

More information

LINEAR ALGEBRA 1, 2012-I PARTIAL EXAM 3 SOLUTIONS TO PRACTICE PROBLEMS

LINEAR ALGEBRA 1, 2012-I PARTIAL EXAM 3 SOLUTIONS TO PRACTICE PROBLEMS LINEAR ALGEBRA, -I PARTIAL EXAM SOLUTIONS TO PRACTICE PROBLEMS Problem (a) For each of the two matrices below, (i) determine whether it is diagonalizable, (ii) determine whether it is orthogonally diagonalizable,

More information

Structure-Preserving Model Reduction

Structure-Preserving Model Reduction Structure-Preserving Model Reduction Ren-Cang Li 1 and Zhaojun Bai 2 1 Department of Mathematics, University of Kentucky, Lexington, KY 40506, USA rcli@ms.uky.edu 2 Department of Computer Science and Department

More information

Model reduction of nonlinear circuit equations

Model reduction of nonlinear circuit equations Model reduction of nonlinear circuit equations Tatjana Stykel Technische Universität Berlin Joint work with T. Reis and A. Steinbrecher BIRS Workshop, Banff, Canada, October 25-29, 2010 T. Stykel. Model

More information

Model Order Reduction using SPICE Simulation Traces. Technical Report

Model Order Reduction using SPICE Simulation Traces. Technical Report Model Order Reduction using SPICE Simulation Traces Paul Winkler, Henda Aridhi, and Sofiène Tahar Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada pauwink@web.de,

More information

M.A. Botchev. September 5, 2014

M.A. Botchev. September 5, 2014 Rome-Moscow school of Matrix Methods and Applied Linear Algebra 2014 A short introduction to Krylov subspaces for linear systems, matrix functions and inexact Newton methods. Plan and exercises. M.A. Botchev

More information

IBIS Modeling Using Latency Insertion Method (LIM)

IBIS Modeling Using Latency Insertion Method (LIM) IBIS Modeling Using Latency Insertion Method (LIM) José E. Schutt Ainé University of Illinois at Urbana- Champaign Jilin Tan, Ping Liu, Feras Al Hawari, Ambrish arma Cadence Design Systems European IBIS

More information

Driver Models For Timing And Noise Analysis

Driver Models For Timing And Noise Analysis Driver Models For Timing And Noise Analysis Bogdan Tutuianu and Ross Baldick Abstract: In the recent years, the impact of noise on chip level signals has become a significant source of static timing errors.

More information

Analytical Delay Models for VLSI Interconnects Under Ramp Input

Analytical Delay Models for VLSI Interconnects Under Ramp Input Analytical Delay Models for VLSI Interconnects Under amp Input Andrew B. Kahng, Kei Masuko, and Sudhakar Muddu UCLA Computer Science Department, Los Angeles, CA 995-596 USA Cadence Design Systems, Inc.,

More information

YORK UNIVERSITY. Faculty of Science Department of Mathematics and Statistics MATH M Test #2 Solutions

YORK UNIVERSITY. Faculty of Science Department of Mathematics and Statistics MATH M Test #2 Solutions YORK UNIVERSITY Faculty of Science Department of Mathematics and Statistics MATH 3. M Test # Solutions. (8 pts) For each statement indicate whether it is always TRUE or sometimes FALSE. Note: For this

More information

MATH 304 Linear Algebra Lecture 20: The Gram-Schmidt process (continued). Eigenvalues and eigenvectors.

MATH 304 Linear Algebra Lecture 20: The Gram-Schmidt process (continued). Eigenvalues and eigenvectors. MATH 304 Linear Algebra Lecture 20: The Gram-Schmidt process (continued). Eigenvalues and eigenvectors. Orthogonal sets Let V be a vector space with an inner product. Definition. Nonzero vectors v 1,v

More information

EE5780 Advanced VLSI CAD

EE5780 Advanced VLSI CAD EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay

More information

Lecture 4 Orthonormal vectors and QR factorization

Lecture 4 Orthonormal vectors and QR factorization Orthonormal vectors and QR factorization 4 1 Lecture 4 Orthonormal vectors and QR factorization EE263 Autumn 2004 orthonormal vectors Gram-Schmidt procedure, QR factorization orthogonal decomposition induced

More information

1 Extrapolation: A Hint of Things to Come

1 Extrapolation: A Hint of Things to Come Notes for 2017-03-24 1 Extrapolation: A Hint of Things to Come Stationary iterations are simple. Methods like Jacobi or Gauss-Seidel are easy to program, and it s (relatively) easy to analyze their convergence.

More information

MATH 20F: LINEAR ALGEBRA LECTURE B00 (T. KEMP)

MATH 20F: LINEAR ALGEBRA LECTURE B00 (T. KEMP) MATH 20F: LINEAR ALGEBRA LECTURE B00 (T KEMP) Definition 01 If T (x) = Ax is a linear transformation from R n to R m then Nul (T ) = {x R n : T (x) = 0} = Nul (A) Ran (T ) = {Ax R m : x R n } = {b R m

More information

Block oriented model order reduction of interconnected systems

Block oriented model order reduction of interconnected systems INTERNATIONAL JOURNAL OF NUMERICAL MODELLING: ELECTRONIC NETWORKS, DEVICES AND FIELDS [Version: 2002/09/18 v1.01] Block oriented model order reduction of interconnected systems Jorge Fernández Villena

More information

Math 504 (Fall 2011) 1. (*) Consider the matrices

Math 504 (Fall 2011) 1. (*) Consider the matrices Math 504 (Fall 2011) Instructor: Emre Mengi Study Guide for Weeks 11-14 This homework concerns the following topics. Basic definitions and facts about eigenvalues and eigenvectors (Trefethen&Bau, Lecture

More information

MATH 304 Linear Algebra Lecture 34: Review for Test 2.

MATH 304 Linear Algebra Lecture 34: Review for Test 2. MATH 304 Linear Algebra Lecture 34: Review for Test 2. Topics for Test 2 Linear transformations (Leon 4.1 4.3) Matrix transformations Matrix of a linear mapping Similar matrices Orthogonality (Leon 5.1

More information

A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing *

A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing * A Sequential Quadratic Programming Approach to Concurrent Gate and Wire Sizing * Noel Menezes, Ross Baldick, and Lawrence T. Pileggi Department of Electrical and Computer Engineering The University of

More information

The amount of work to construct each new guess from the previous one should be a small multiple of the number of nonzeros in A.

The amount of work to construct each new guess from the previous one should be a small multiple of the number of nonzeros in A. AMSC/CMSC 661 Scientific Computing II Spring 2005 Solution of Sparse Linear Systems Part 2: Iterative methods Dianne P. O Leary c 2005 Solving Sparse Linear Systems: Iterative methods The plan: Iterative

More information

The Nearest Doubly Stochastic Matrix to a Real Matrix with the same First Moment

The Nearest Doubly Stochastic Matrix to a Real Matrix with the same First Moment he Nearest Doubly Stochastic Matrix to a Real Matrix with the same First Moment William Glunt 1, homas L. Hayden 2 and Robert Reams 2 1 Department of Mathematics and Computer Science, Austin Peay State

More information

Combined FDTD/Macromodel Simulation of Interconnected Digital Devices

Combined FDTD/Macromodel Simulation of Interconnected Digital Devices Combined FDTD/Macromodel Simulation of Interconnected Digital Devices S. Grivet-Talocia, I. S. Stievano, I. A. Maio, F. G. Canavero Dip. Elettronica, Politecnico di Torino, Torino, Italy (E-mail: grivet@polito.it)

More information

k is a product of elementary matrices.

k is a product of elementary matrices. Mathematics, Spring Lecture (Wilson) Final Eam May, ANSWERS Problem (5 points) (a) There are three kinds of elementary row operations and associated elementary matrices. Describe what each kind of operation

More information

Implementation of a Transmission Line Model with the PEEC Method for Lightning Surge Analysis

Implementation of a Transmission Line Model with the PEEC Method for Lightning Surge Analysis Implementation of a Transmission Line Model with the PEEC Method for Lightning Surge Analysis PEERAWUT YUTTHAGOWITH Department of Electrical Engineering, Faculty of Engineering King Mongkut s Institute

More information

Dynamic circuits: Frequency domain analysis

Dynamic circuits: Frequency domain analysis Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution

More information

A comparison of model reduction techniques from structural dynamics, numerical mathematics and systems and control

A comparison of model reduction techniques from structural dynamics, numerical mathematics and systems and control A comparison of model reduction techniques from structural dynamics, numerical mathematics and systems and control B. Besselink a, A. Lutowska b, U. Tabak c, N. van de Wouw a, H. Nijmeijer a, M.E. Hochstenbach

More information

Krylov Space Methods. Nonstationary sounds good. Radu Trîmbiţaş ( Babeş-Bolyai University) Krylov Space Methods 1 / 17

Krylov Space Methods. Nonstationary sounds good. Radu Trîmbiţaş ( Babeş-Bolyai University) Krylov Space Methods 1 / 17 Krylov Space Methods Nonstationary sounds good Radu Trîmbiţaş Babeş-Bolyai University Radu Trîmbiţaş ( Babeş-Bolyai University) Krylov Space Methods 1 / 17 Introduction These methods are used both to solve

More information

Simple Chaotic Oscillator: From Mathematical Model to Practical Experiment

Simple Chaotic Oscillator: From Mathematical Model to Practical Experiment 6 J. PERŽELA, Z. KOLKA, S. HANUS, SIMPLE CHAOIC OSCILLAOR: FROM MAHEMAICAL MODEL Simple Chaotic Oscillator: From Mathematical Model to Practical Experiment Jiří PERŽELA, Zdeněk KOLKA, Stanislav HANUS Dept.

More information

Problems in VLSI design

Problems in VLSI design Problems in VLSI design wire and transistor sizing signal delay in RC circuits transistor and wire sizing Elmore delay minimization via GP dominant time constant minimization via SDP placement problems

More information

Enforcement Passivity. Frequency Data. Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li. Asian IBIS Summit, Taipei, Taiwan November 12, 2010

Enforcement Passivity. Frequency Data. Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li. Asian IBIS Summit, Taipei, Taiwan November 12, 2010 Enforcement Passivity of S-parameter S Sampled Frequency Data Wenliang Tseng, Sogo Hsu, Frank Y.C. Pai and Scott C.S. Li Asian IBIS Summit, Taipei, Taiwan November 12, 2010 Agenda Causality and passivity

More information

P. Feldmann R. W. Freund. of a linear circuit via the Lanczos process [5]. This. it produces. The computational cost per order of approximation

P. Feldmann R. W. Freund. of a linear circuit via the Lanczos process [5]. This. it produces. The computational cost per order of approximation Ecient Linear Circuit Analysis by Pade Approximation via the Lanczos Process P Feldmann R W Freund AT&T Bell Laboratories AT&T Bell Laboratories Murray Hill, NJ 09{03 Murray Hill, NJ 09{03 Abstract This

More information

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE

7-9 October 2009, Leuven, Belgium Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Electro-Thermal Simulation of Multi-channel Power Devices on PCB with SPICE Torsten Hauck*, Wim Teulings*, Evgenii Rudnyi ** * Freescale Semiconductor Inc. ** CADFEM GmbH Abstract In this paper we will

More information