Transient Response of Transmission Lines and TDR/TDT

Size: px
Start display at page:

Download "Transient Response of Transmission Lines and TDR/TDT"

Transcription

1 Transient Response of Transmission Lines and TDR/TDT Tzong-Lin Wu, Ph.D. EMC Lab. Department of Electrical Engineering National Sun Yat-sen University Outlines Why do we learn the transient response of transmission line? Example I Example II Reflection at Discontinuity Resistive discontinuity Reactive discontinuity Termination TDR / TDT fundamentals 1

2 Why do we learn transient response? (Example: I) Discontinuity can not be avoided in the high speed digital circuits. Example I: 1 Discontinuity 2 3 C equivalent IBIS output model R C SPICE model IBIS input model Why do we learn transient response? (IBIS Model) IBIS (I/O Buffer Information Spec.) Model: Driver Receiver Pull up Pull down Ramp rate Power clamp R_pkg L_pkg C_pkg R_pkg L_pkg Power clamp Gnd clamp C_comp C_pkg Gnd clamp 2

3 Why do we learn transient response? (Example: I) Experimental setup PCB: 25*3in (L*W), h=.59in, εr=4.5 Battery 5V Clock generator MHz 74F4D A R C 22 in 74F4D Measuring the driver (A) / receiver(b) output with digital oscilloscope (BW=5MHz) B Why do we learn transient response? (Example: I) Ringing effect simulation measurement driver receiver 3

4 Why do we learn transient response? (Example: I) simulation measurement driver receiver Why do we learn transient response? (Example: I) simulation measurement driver receiver 4

5 Why do we learn transient response? (Rule of Thumb) Rule of Thumb: Transmission Line effect should be considered when Length (of transmission) > 1 6 T rise T For example: Rambus 28 Ω signal line, T 17 ps / inch For 2 ps rising edge, Length.49cm!! The reflection effect will occur when the Rambus signal Length is longer than 5mm. Why do we learn transient response? (Example: II) Discontinuity of signal trace (such as stub, via,..) 5

6 Why do we learn transient response? (Example: II) Discontinuity of signal trace (such as stub, via,..) Signal Spectra of Square Wave Periodic square wave pulse train t t x( t) = a + a cos(2 πn ) + bnsin(2 πn ) T n n= 1 T n= 1 Amplitude: A Pulse width: τ Pulse period: T Aτ a = T A τ an = sin(2 π n ) nπ T DC term A b = τ n [1 cos(2 π n )] nπ T 6

7 Signal Spectra of Square Wave 5% Duty Cycle Only odd harmonics Reflection at Discontinuity (impedance discontinuity) Reflection Coefficient ' Vr Z Z η = = = Reflection coefficient ' V Z + Z i V t = V + V = ( 1+ η) V i r i 7

8 Reflection at Discontinuity (open discontinuity) ' Z Z η = ' Z Z = 1 Reflection at Discontinuity (resistive discontinuity) Bounce diagram Voltage Transient response at the source end Voltage Transient response at the load end Current Transient response at the source end Current Transient response at the load end 8

9 Reflection at Discontinuity (reactive discontinuity) Concept Transient step response of a inductor Reflection coefficient is depend on frequency When steady state (DC), inductance acts like a short. Reflection at Discontinuity ( capacitive reactive discontinuity) Rising edge Equivalent circuit for Z transmission line The maximum reflected noise by the capacitance Reflection waveform by a small shunt capacitance V r CZ = 2T V T r : Rise time of the input step signal r 9

10 Reflection at Discontinuity ( capacitive reactive discontinuity) Theory Equivalent circuit for Z transmission line Vr Z η = = V Z Z Z Z ZL =( jωc// Z ) = 1 + jωcz jωcz V = + jωcz V r 2 Assume jωcz 2 L L CZ Vr 2 ( jωv ) In time domain, CZ d v t dt v t r () ( ()) 2 CZ The maximum noise V = T V r 2 at the rising edge r Reflection at Discontinuity ( capacitive reactive discontinuity) Theory Like a triangular area It can be proved that the total area under the curve is area = CZ T V T C Z 1 2 r = V r It is independent on the rise time!! 1

11 Reflection at Discontinuity ( inductive reactive discontinuity) Equivalent circuit for Z transmission line The maximum reflected noise by the inductance L V = Z T V r 2 r T r : Rise time of the input step signal Total Area is Reflection waveform by a small series inductance A = L V 2Z TDR signatures produced by simple discontinuities 11

12 Termination Parallel termination Termination to Ground Termination to Power Vcc R R Thevenin termination Termination to Voltage V T R1 Rd R2 Vth R Termination Parallel termination Termination to Ground Termination to Power Vcc R R Design Equation: R= Design Equation: R= Advantages: Simplest Disadvantage Power consumption Cost R elements and PCB space Which one is better if you have to choose one? 12

13 Termination Parallel termination Thevenin termination R1 Design Equations: Keep I oh and I ol within spec Rd R2 Vth V th =V oh (min)-i oh (max)(r d +Z o ) R 1 // R 2 =Z o Advantages: Balanced Disadvantage Static Power consumption Cost R elements and PCB space R 1 =Z o V cc /V th R 2 =Z o V cc /(V cc -V th ) Termination Parallel termination Termination to Voltage V T R Design Equation: R=Z o Advantages: Less static power consumption Disadvantage Static Power consumption Cost R elements and PCB space 13

14 Termination Parallel termination DC current path for totem pole driver Termination Parallel termination Power consumption and DC current 14

15 Termination Parallel termination Voltage swing To obtain the maximum noise margin, the widest noise swing is required The maximum swing is got when R << Z. But it will cause a large reflection at source and high power dissipation. Termination AC termination Rd R C Advantage: Power saving Disadvantage: Data line may exhibit time jitter (depend on previous pattern) C is not easy to design Application Battery-driven systems 15

16 Termination AC termination Termination diode termination D1 Vcc The V(out) is limited to Vcc+Vt to -Vt Rd D2 Vt : threshold voltage of the diode Advantage: Require no matching (large impedance variation) Lower power dissipation Standard ESD protection circuit include diode clamping in the configuration identical the diode termination Disadvantage Existence of multiple reflection 16

17 Termination diode termination Termination series termination R Rd Design Equation: R=Z o -R d Advantages: Simple Consume less power Disadvantage The R d is different for Pull-up and Pull-down Reduce noise immunity in a multi-drop bus situation (such as clock chain) Because of half voltage is launched into the transmission line) 17

18 Termination series termination Termination In practical design, which one is better? 1. None 2. Series 3. AC 4. parallel 18

19 Time Domain Reflectometry Bandwidth : 2GHz Min. rising time: 38ps Calibration of error in TDR measurement is quite important Time Domain Reflectometry (Calibration) Before accurate impedance measurements can be performed, the frequency response errors and losses caused by the imperfections in the system, cables, and probing hardware must be removed by the calibration. Procedures: 1. Short 2. Load (5 ohm) 3. Open 19

20 Time Domain Reflectometry (Calibration) Principles of calibration Measured waveform in TDR Errors (cables, connectors, probes) Device under test TDR measurement (Impedance Profile measurement) 2

21 TDR measurement (Parasitic capacitance measurement) Discrete shunt capacitance The voltage distribution v.s. time at point H Reflected wave Transmitted wave TDR measurement (Parasitic capacitance measurement) The equivalent circuit at point H = (Z // Z ) The transmitted wave at point H = V / 2 V t / VH () t = ( e ) 2 1 τ = RC = Z where τ C 2 V VH() t = + Vref () t 2 = Incident wave + Reflected wave = Transmitted wave The reflected wave is V V t e t / τ () = ref 2 21

22 TDR measurement (Parasitic capacitance measurement) z V A t dt e t V V Z = V ref () = / τ dt = τ = ( C ) z C = ( 2 A) 2 Z V TDR measurement (Parasitic capacitance measurement) TDR signature by HP TDR/TDT Capacitance effect Capacitance value 22

23 TDR measurement (Parasitic inductance measurement) Reflected wave Transmitted wave TDR measurement (Parasitic inductance measurement) Equivalent circuit seen between J and K The transmitted wave at point J V t V j = + e 2 1 / τ ( ) V t Vk = e 2 1 / τ ( ) L where τ = L = R 2Z The reflected wave is V e t 2 /τ 23

24 TDR measurement (Parasitic inductance measurement) Inductance signature Inductance value 24

Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines

Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines Non-Sinusoidal Waves on (Mostly Lossless)Transmission Lines Don Estreich Salazar 21C Adjunct Professor Engineering Science October 212 https://www.iol.unh.edu/services/testing/sas/tools.php 1 Outline of

More information

SCSI Connector and Cable Modeling from TDR Measurements

SCSI Connector and Cable Modeling from TDR Measurements SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com Presented at SCSI Signal Modeling Study Group Rochester, MN, December 1, 1999 Outline

More information

ECE 497 JS Lecture - 13 Projects

ECE 497 JS Lecture - 13 Projects ECE 497 JS Lecture - 13 Projects Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 ECE 497 JS - Projects All projects should be accompanied

More information

EMC Considerations for DC Power Design

EMC Considerations for DC Power Design EMC Considerations for DC Power Design Tzong-Lin Wu, Ph.D. Department of Electrical Engineering National Sun Yat-sen University Power Bus Noise below 5MHz 1 Power Bus Noise below 5MHz (Solution) Add Bulk

More information

RECENT ADVANCES in NETWORKING, VLSI and SIGNAL PROCESSING

RECENT ADVANCES in NETWORKING, VLSI and SIGNAL PROCESSING Optimization of Reflection Issues in High Speed Printed Circuit Boards ROHITA JAGDALE, A.VENU GOPAL REDDY, K.SUNDEEP Department of Microelectronics and VLSI Design International Institute of Information

More information

Transmission Line Basics

Transmission Line Basics Transmission Line Basics Prof. Tzong-Lin Wu NTUEE 1 Outlines Transmission Lines in Planar structure. Key Parameters for Transmission Lines. Transmission Line Equations. Analysis Approach for Z and T d

More information

THE INVERTER. Inverter

THE INVERTER. Inverter THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

More information

MOSFET and CMOS Gate. Copy Right by Wentai Liu

MOSFET and CMOS Gate. Copy Right by Wentai Liu MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max

More information

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs Description: The NTE74HC173 is an high speed 3 State Quad D Type Flip Flop in a 16 Lead DIP type package that

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission

More information

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.

! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines.  Where transmission lines arise?  Lossless Transmission Line. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission

More information

COMBINATIONAL LOGIC. Combinational Logic

COMBINATIONAL LOGIC. Combinational Logic COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino np-cmos Combinational vs. Sequential Logic In Logic

More information

EEE 421 VLSI Circuits

EEE 421 VLSI Circuits EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady

More information

GMII Electrical Specification Options. cisco Systems, Inc.

GMII Electrical Specification Options. cisco Systems, Inc. DC Specifications GMII Electrical Specification Options Mandatory - Communication between the transmitter and receiver can not occur at any bit rate without DC specifications. AC Specifications OPTION

More information

Time Domain Reflectometry Theory

Time Domain Reflectometry Theory Time Domain Reflectometry Theory Application Note 304-2 For Use with Agilent 8600B Infiniium DCA Introduction The most general approach to evaluating the time domain response of any electromagnetic system

More information

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output Description: The NTE74HC299 is an 8 bit shift/storage register with three state bus interface capability

More information

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer

MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer MM74C150 MM82C19 16-Line to 1-Line Multiplexer 3-STATE 16-Line to 1-Line Multiplexer General Description The MM74C150 and MM82C19 multiplex 16 digital lines to 1 output. A 4-bit address code determines

More information

Transmission Line Basics II - Class 6

Transmission Line Basics II - Class 6 Transmission Line Basics II - Class 6 Prerequisite Reading assignment: CH2 Acknowledgements: Intel Bus Boot Camp: Michael Leddige Agenda 2 The Transmission Line Concept Transmission line equivalent circuits

More information

Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits

Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits Prof. Anyes Taffard Physics 120/220 Voltage Divider Capacitor RC circuits Voltage Divider The figure is called a voltage divider. It s one of the most useful and important circuit elements we will encounter.

More information

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O

P4C164 ULTRA HIGH SPEED 8K X 8 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS, 6T Cell. Common Data I/O FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 8/10/12/15/20/25/35/70/100 ns (Commercial) 10/12/15/20/25/35/70/100 ns(industrial) 12/15/20/25/35/45/70/100 ns (Military) Low Power

More information

Characterization of a Printed Circuit Board Via

Characterization of a Printed Circuit Board Via Characterization of a Printed Circuit Board Via Brock J. LaMeres Thesis Defense May 25, 2000 Department of Electrical and Computer Engineering University of Colorado Colorado Springs, CO Objective To Develop

More information

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch

FSUSB31 Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Low-Power 1-Port Hi-Speed USB 2.0 (480Mbps) Switch Features Low On capacitance, 3.7pF (typical) Low On resistance, 6.5Ω (typical) Low power consumption (1µA maximum) 10µA maximum I CCT over and expanded

More information

Determining Characteristic Impedance and Velocity of Propagation by Measuring the Distributed Capacitance and Inductance of a Line

Determining Characteristic Impedance and Velocity of Propagation by Measuring the Distributed Capacitance and Inductance of a Line Exercise 2-1 Determining Characteristic Impedance and Velocity EXERCISE OBJECTIVES Upon completion of this exercise, you will know how to measure the distributed capacitance and distributed inductance

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. September 2001 S7C256 5V/3.3V 32K X 8 CMOS SRM (Common I/O) Features S7C256

More information

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity

More information

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram

AN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram IC for long interval timer Overview The is an IC designed for a long interval timer. It is oscillated by using the external resistor and capacitor, and the oscillation frequency divided by a - stage F.F.

More information

EECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation

EECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation EECS 117 Lecture 3: Transmission Line Junctions / Time Harmonic Excitation Prof. Niknejad University of California, Berkeley University of California, Berkeley EECS 117 Lecture 3 p. 1/23 Transmission Line

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

Annexure-I. network acts as a buffer in matching the impedance of the plasma reactor to that of the RF

Annexure-I. network acts as a buffer in matching the impedance of the plasma reactor to that of the RF Annexure-I Impedance matching and Smith chart The output impedance of the RF generator is 50 ohms. The impedance matching network acts as a buffer in matching the impedance of the plasma reactor to that

More information

DS0026 Dual High-Speed MOS Driver

DS0026 Dual High-Speed MOS Driver Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation

More information

SI Surging Ideas TVS Diode Application Note PROTECTION PRODUCTS. Layout Guidelines for adding ESD Protection in HDMI Receiver Applications

SI Surging Ideas TVS Diode Application Note PROTECTION PRODUCTS. Layout Guidelines for adding ESD Protection in HDMI Receiver Applications Layout Guidelines for adding ESD Protection in HDMI Receiver Applications The High Definition Multimedia Interface (HDMI) video signals are transmitted on very high speed differential pairs. These lines

More information

PHY3128 / PHYM203 (Electronics / Instrumentation) Transmission Lines

PHY3128 / PHYM203 (Electronics / Instrumentation) Transmission Lines Transmission Lines Introduction A transmission line guides energy from one place to another. Optical fibres, waveguides, telephone lines and power cables are all electromagnetic transmission lines. are

More information

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Key Features

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Key Features W, Miniature SIP, Single & Dual Output DC/DC s Key Features Efficiency up to % 000 Isolation MTBF >,000,000 Hours Low Cost Input,, and Output 3.3,,9,,,{,{9,{ and { Temperature Performance -0] to +] UL

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or

More information

Design Engineering MEng EXAMINATIONS 2016

Design Engineering MEng EXAMINATIONS 2016 IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

USB1T20 Universal Serial Bus Transceiver

USB1T20 Universal Serial Bus Transceiver Universal Serial Bus Transceiver General Description The USB1T20 is a generic USB 2.0 compliant transceiver. Using a single voltage supply, the USB1T20 provides an ideal USB interface solution for any

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) 8-INPUT NAND GATE HIGH SPEED: t PD = 13ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE: I

More information

ECE 497 JS Lecture - 11 Modeling Devices for SI

ECE 497 JS Lecture - 11 Modeling Devices for SI ECE 497 JS Lecture 11 Modeling Devices for SI Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday Feb 26 th NO CLASS Tuesday

More information

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 ECEN689: pecial Topics in High-peed Links Circuits and ystems pring 01 Lecture 3: Time-Domain Reflectometry & -Parameter Channel Models am Palermo Analog & Mixed-ignal Center Texas A&M University Announcements

More information

5 V 64K X 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address

More information

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HC175 Quad D-Type Flip-Flop With Clear Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity

More information

M74HC20TTR DUAL 4-INPUT NAND GATE

M74HC20TTR DUAL 4-INPUT NAND GATE DUAL 4-INPUT NAND GATE HIGH SPEED: t PD = 9ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 1µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:

More information

Lecture 05 Power in AC circuit

Lecture 05 Power in AC circuit CA2627 Building Science Lecture 05 Power in AC circuit Instructor: Jiayu Chen Ph.D. Announcement 1. Makeup Midterm 2. Midterm grade Grade 25 20 15 10 5 0 10 15 20 25 30 35 40 Grade Jiayu Chen, Ph.D. 2

More information

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops General Description These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving

More information

Distributing Tomorrow s Technologies For Today s Designs Toll-Free:

Distributing Tomorrow s Technologies For Today s Designs Toll-Free: 2W, Ultra-High Isolation DIP, Single & DC/DC s Key Features Low Cost 6 Isolation MTBF > 6, Hours Short Circuit Protection Input, and 24 Output,, 1, {, { and {1 Regulated Outputs Low Isolation Capacitance

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling.

Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Whites, EE 322 Lecture 23 Page 1 of 13 Lecture 23: NorCal 40A Power Amplifier. Thermal Modeling. Recall from the last lecture that the NorCal 40A uses a Class C power amplifier. From Fig. 10.3(b) the collector

More information

Using Digitally Controlled Impedance: Signal Integrity vs. Power Dissipation Considerations

Using Digitally Controlled Impedance: Signal Integrity vs. Power Dissipation Considerations XAPP863 (v1.0) June 1, 007 Application Note:, Virtex-4, and Spartan-3 Generation Devices Using Digitally Controlled Impedance: Signal Integrity vs. Power Dissipation Considerations Author: David Banas

More information

2 Input NAND Gate L74VHC1G00

2 Input NAND Gate L74VHC1G00 Input NAND Gate The is an advanced high speed CMOS input NAND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining

More information

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

MAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features MAU Series W, Miniature SIP, Single & DC/DC s Key Features Efficiency up to 0 Isolation MTBF >,000,000 Hours Low Cost Input,, and Output 3.3,,9,,,{,{9,{ and { Temperature Performance -0 to UL 9V-0 Package

More information

Topics to be Covered. capacitance inductance transmission lines

Topics to be Covered. capacitance inductance transmission lines Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of

More information

Sinusoidal Steady State Analysis (AC Analysis) Part II

Sinusoidal Steady State Analysis (AC Analysis) Part II Sinusoidal Steady State Analysis (AC Analysis) Part II Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) BCD TO DECIMAL DECODER HIGH SPEED : t PD = 14ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC =4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:

More information

ECE 342 Solid State Devices & Circuits 4. CMOS

ECE 342 Solid State Devices & Circuits 4. CMOS ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input

More information

The Co-Conical Field Generation System A 40 GHz Antenna Test Cell

The Co-Conical Field Generation System A 40 GHz Antenna Test Cell A 40 GHz Antenna Test Cell David R. Novotny and Robert T. Johnk RF Technology Division 325 Broadway Boulder, Colorado 80303-3328 http://www.boulder.nist.gov/div813/rffields/emc_emi/co_con.html An Effort

More information

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER

More information

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter

Schmitt-Trigger Inverter/ CMOS Logic Level Shifter Schmitt-Trigger Inverter/ CMOS Logic Level Shifter with LSTTL Compatible Inputs The is a single gate CMOS Schmitt trigger inverter fabricated with silicon gate CMOS technology. It achieves high speed operation

More information

Lecture 11 - AC Power

Lecture 11 - AC Power - AC Power 11/17/2015 Reading: Chapter 11 1 Outline Instantaneous power Complex power Average (real) power Reactive power Apparent power Maximum power transfer Power factor correction 2 Power in AC Circuits

More information

ECE 497 JS Lecture - 18 Noise in Digital Circuits

ECE 497 JS Lecture - 18 Noise in Digital Circuits ECE 497 JS Lecture - 18 Noise in Digital Circuits Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday April 15 th Speaker:

More information

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville

CPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit

More information

AT91 ARM Thumb Microcontrollers. Application Note. AT91-AN02: Signal Integrity and AT91 Products (Basic Relationships Between IBIS Data and your PCB)

AT91 ARM Thumb Microcontrollers. Application Note. AT91-AN02: Signal Integrity and AT91 Products (Basic Relationships Between IBIS Data and your PCB) AT91-AN02: Signal Integrity and AT91 Products (Basic Relationships Between IBIS Data and your PCB) 1. Scope The purpose of this document is to heighten the customer's awareness of Signal Integrity (SI)

More information

Differential Impedance finally made simple

Differential Impedance finally made simple Slide - Differential Impedance finally made simple Eric Bogatin President Bogatin Enterprises 93-393-305 eric@bogent.com Slide -2 Overview What s impedance Differential Impedance: a simple perspective

More information

MAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features

MAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features Component Distributors, Inc. ~ www.cdiweb.com ~ sales@cdiweb.com ~ -0--33 W, High Isolation SIP, Single & DC/DC s Key Features Efficiency up to 00 Isolation MTBF >,000,000 Hours Low Cost Input, and Output

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

Laboratory I: Impedance

Laboratory I: Impedance Physics 331, Fall 2008 Lab I - Handout 1 Laboratory I: Impedance Reading: Simpson Chapter 1 (if necessary) & Chapter 2 (particularly 2.9-2.13) 1 Introduction In this first lab we review the properties

More information

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING)

74VHCT138ATTR 3 TO 8 LINE DECODER (INVERTING) 3 TO 8 LINE DECODER (INVERTING) HIGH SPEED: t PD = 7.6 ns (TYP.) at V CC = 5V LOW POWER DISSIPATION: I CC = 4 µa (MAX.) at T A =25 C COMPATIBLE WITH TTL OUTPUTS: V IH = 2V (MIN.), V IL = 0.8V (MAX) POWER

More information

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

DS34C87T CMOS Quad TRI-STATE Differential Line Driver DS34C87T CMOS Quad TRI-STATE Differential Line Driver General Description The DS34C87T is a quad differential line driver designed for digital data transmission over balanced lines The DS34C87T meets all

More information

DDR4 Board Design and Signal Integrity Verification Challenges

DDR4 Board Design and Signal Integrity Verification Challenges DDR4 Board Design and Signal Integrity Verification Challenges Outline Enabling DDR4 Pseudo Open Drain Driver - Benefit POD SI effects VrefDQ Calculation Data Eye Simulating SSN New Drive Standards Difference

More information

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s) 3 TO 8 LINE DECODER HIGH SPEED: t PD = 15ns (TYP.) at V CC = 6V LOW POWER DISSIPATION: I CC = 4µA(MAX.) at T A =25 C HIGH NOISE IMMUNITY: V NIH = V NIL = 28 % V CC (MIN.) SYMMETRICAL OUTPUT IMPEDANCE:

More information

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS

HAL501...HAL506, HAL508 Hall Effect Sensor ICs MICRONAS INTERMETALL MICRONAS. Edition May 5, DS MICRONAS INTERMETALL HAL1...HAL, HAL Hall Effect Sensor ICs Edition May, 1997 1--1DS MICRONAS HAL1...HAL HAL Hall Effect Sensor IC in CMOS technology Common Features: switching offset compensation at khz

More information

Pass-Transistor Logic

Pass-Transistor Logic -all 26 Digital tegrated ircuits nnouncements No new homework this week roject phase one due on Monday Midterm 2 next Thursday Review session on Tuesday Lecture 8 Logic Dynamic Logic EE4 EE4 2 lass Material

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be

More information

April 2004 AS7C3256A

April 2004 AS7C3256A pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address

More information

Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )

Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ ) MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters General Description These gates are monolithic complementary MOS (CMOS) integrated circuits

More information

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into

More information

Description. For Fairchild s definition of Eco Status, please visit:

Description. For Fairchild s definition of Eco Status, please visit: FSA2357 Low R ON 3:1 Analog Switch Features 10µA Maximum I CCT Current Over an Expanded Control Voltage Range: V IN=2.6V, V CC=4.5V On Capacitance (C ON): 70pF Typical 0.55Ω Typical On Resistance (R ON)

More information

Electromagnetic Oscillations and Alternating Current. 1. Electromagnetic oscillations and LC circuit 2. Alternating Current 3.

Electromagnetic Oscillations and Alternating Current. 1. Electromagnetic oscillations and LC circuit 2. Alternating Current 3. Electromagnetic Oscillations and Alternating Current 1. Electromagnetic oscillations and LC circuit 2. Alternating Current 3. RLC circuit in AC 1 RL and RC circuits RL RC Charging Discharging I = emf R

More information

Name. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7.

Name. Section. Short Answer Questions. 1. (20 Pts) 2. (10 Pts) 3. (5 Pts) 4. (10 Pts) 5. (10 Pts) Regular Questions. 6. (25 Pts) 7. Name Section Short Answer Questions 1. (20 Pts) 2. (10 Pts) 3. (5 Pts). (10 Pts) 5. (10 Pts) Regular Questions 6. (25 Pts) 7. (20 Pts) Notes: 1. Please read over all questions before you begin your work.

More information

PURPOSE: See suggested breadboard configuration on following page!

PURPOSE: See suggested breadboard configuration on following page! ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

EE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption

EE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption EE115C Winter 2017 Digital Electronic Circuits Lecture 6: Power Consumption Four Key Design Metrics for Digital ICs Cost of ICs Reliability Speed Power EE115C Winter 2017 2 Power and Energy Challenges

More information

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

Lecture 5: DC & Transient Response

Lecture 5: DC & Transient Response Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor

More information

SRAM System Design Guidelines

SRAM System Design Guidelines Introduction This application note examines some of the important system design considerations an engineer should keep in mind when designing with Cypress SRAMs. It is important to note that while they

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET F a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Infmation The IC6 74HC/HCT/HCU/HCMOS

More information

COMP 103. Lecture 16. Dynamic Logic

COMP 103. Lecture 16. Dynamic Logic COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03

More information

11. AC Circuit Power Analysis

11. AC Circuit Power Analysis . AC Circuit Power Analysis Often an integral part of circuit analysis is the determination of either power delivered or power absorbed (or both). In this chapter First, we begin by considering instantaneous

More information

RT9403. I 2 C Programmable High Precision Reference Voltage Generator. Features. General Description. Ordering Information.

RT9403. I 2 C Programmable High Precision Reference Voltage Generator. Features. General Description. Ordering Information. I 2 C Programmable High Precision Reference Voltage Generator General Description The RT9403 is a high precision reference voltage generating console consisting of three I 2 C programmable DACs. Each DAC

More information

EE 242 EXPERIMENT 8: CHARACTERISTIC OF PARALLEL RLC CIRCUIT BY USING PULSE EXCITATION 1

EE 242 EXPERIMENT 8: CHARACTERISTIC OF PARALLEL RLC CIRCUIT BY USING PULSE EXCITATION 1 EE 242 EXPERIMENT 8: CHARACTERISTIC OF PARALLEL RLC CIRCUIT BY USING PULSE EXCITATION 1 PURPOSE: To experimentally study the behavior of a parallel RLC circuit by using pulse excitation and to verify that

More information

Power Distribution Network Design for High-Speed Printed Circuit Boards

Power Distribution Network Design for High-Speed Printed Circuit Boards Power Distribution Network Design for High-Speed Printed Circuit Boards Jun Fan NCR Corporation 1 Outline Overview of PDN design in multi-layer PCBs Interconnect Inductance Individual Capacitor Values

More information

PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce

PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce Kylan Roberson July 9, 014 Abstract In this experiment I looked into a way of measuring the ground bounce generated by capacitively

More information

Familiarization, and Ohm's Law

Familiarization, and Ohm's Law 1 1 Familiarization, and Ohm's Law Objectives To be familiar with the laboratory equipment and components. Verification of Ohm s law. Series and parallel circuits. Theory Part I : Lab equipment and components:

More information

9/18/2008 GMU, ECE 680 Physical VLSI Design

9/18/2008 GMU, ECE 680 Physical VLSI Design ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design

More information