Digital Signal Processing for Embedded Communications and Biomedical Systems

Size: px
Start display at page:

Download "Digital Signal Processing for Embedded Communications and Biomedical Systems"

Transcription

1 igital Signal Processing for Embedded Communications and Biomedical Systems Keshab K. Parhi istinguished McKnight University Professor University of Minnesota, Minneapolis May 3,

2 OUTINE Communications Systems - Folding - Polar ecoders Biomedical Systems - Communication - Feature Computation and Classification - Monitoring IC Chip Security by PUF / 4/3/

3 Wireless Phone Timeline

4 3 rd -order IIR filter Folding Transformation See Parhi, VSI igital Signal Processing Systems, Wiley, 999 A possible folding set: A={A, A, A, A 3 }, M={M, M, M, M 3 } 3 / 4/3/

5 Folding Transformation (Cont d) Folded 3 rd -order IIR filter Multiple algorithm operations are time-multiplexed to a single functional unit Area reduction! 4 / 4/3/

6 Folding Transformation (Cont d) 6 th -order IIR filter (cascade of two 3 rd -order IIR filter) Also can be folded into multiplier and adder A possible folding set with interleaved ordering: A={A, A, A, A, A, A, A 3, A 3 }, M={M, M, M, M, M, M, M 3, M 3 } 5 / 4/3/

7 Folding Transformation (Cont d) Folded 6 th -order IIR filter More Pipelining -> ow-power, High-Speed Hierarchical Folding Algorithm: switch i switch i, i+ 6 / 4/3/

8 Advances in Coding Theory Turbo Codes PC Codes Polar Codes (Most Recent) / 4/3/

9 What are polar codes? Successive cancellation ist-decoding WiMax turbo WiMax PC ist + CRC-6 Systematic + ist + CRC-6 Broadcast channels Wiretap channels Point-to-point channels Arıkan introduced polar coding in his breakthrough paper. Polar codes have provably capacity-achieving capability. The are applicable in a diverse set of scenarios. E. Arıkan, Channel polarization: a method for constructing capacity- achieving codes for symmetric binary-input memoryless channels, IEEE Trans. on Inf. Theory, vol. 55, no. 7, pp , July 9. Plot from UCS Web link

10 Successive Cancellation (SC) decoding ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û 6 : Type II PE : Type I PE Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 û û 5 û 3 û 7 û û 6 û 4 û Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. Type I PE: ( i) N i ( ) ( ) (, u i i N i )=(-) (, i i N i,, ) (, N y u N y u o u e N yn u, e ), Type II PE: (i-) N i ( i) N i i ( i) N i ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u, e ) ]}.

11 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. : Type II PE : Type I PE Type I PE: ( i) N i u i ( i) N i i ( i) N i N ( y, u )=(-) N ( y, u, o u, e ) N ( yn, u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

12 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. : Type II PE : Type I PE Type I PE: ( i) N i u i ( i) N i i ( i) N i N ( y, u )=(-) N ( y, u, o u, e ) N ( yn, u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

13 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. : Type II PE : Type I PE Type I PE: ( i) N i u i ( i) N i i ( i) N i N ( y, u )=(-) N ( y, u, o u, e ) N ( yn, u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

14 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. : Type II PE : Type I PE Type I PE: ( i) N i u i ( i) N i i ( i) N i N ( y, u )=(-) N ( y, u, o u, e ) N ( yn, u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

15 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. : Type II PE : Type I PE Type I PE: ( i) N i u i ( i) N i i ( i) N i N ( y, u )=(-) N ( y, u, o u, e ) N ( yn, u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

16 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. However, the decoding latency is (N-). N over are always required. : Type II PE : Type I PE Type I PE: ( i) N i ( ) ( ) (, u i i N i )=(-) (, i i N i,, ) (, N y u N y u o u e N yn u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

17 SC decoding algorithm ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 Stage u u u u 5 6 û û 4 û Stage 3 û û 5 û 3 û ( ) ( y ) ( y, u ) ( 5) 4 ( y, u ) ( 3) 3 ( y, u ) ( 7) 6 ( y, u ) ( ) ( y, u ) ( 6) 5 ( y, u ) ( 4) 3 4 ( y, u ) ( ) 7 Successive cancellation (SC) is one of the most popular decoding algorithms. It is suitable for VSI implementation for the FFTlike structure. However, the decoding latency is (N-). N over are always required. : Type II PE : Type I PE Type I PE: How to reduce the latency? ( i) N i ( ) ( ) (, u i i N i )=(-) (, i i N i,, ) (, N y u N y u o u e N yn u, e ), Type II PE: (i-) N i ( i) N i i ( i) N ( N y, u )=artanh{tanh[ N ( y, u, o u, e ) ] tanh[ N ( yn, u i, e ) ]}. û û 5 û 3 û 7 û û 6 û 4 û

18 ata flow graph (FG) analysis ( ( ( 3 ( 4 ( 5 ( 6 ( 7 ( Stage u u u u 3 4 u u u 3 4 u 4 A B A B A 3 Stage 9 5 u u u u 5 6 B 3 A 4 û B C C 3 3 C C 4 4 û 4 û 6 : Type II PE : Type I PE Get the FG for it. Stage 3 û û 5 û 3 û E ( ) ( y ) E 3 ( 5) 4 y u (, ) E ( 3) y u (, ) E 4 ( 7) 6 y u (, ) F ( ) y u (, ) F 3 ( 6) 5 y u (, ) F ( 4) 3 y u (, ) F 4 ( ) 7 y u A A A 3 A 4 (, ) C C E F E F Marked each PE with red labels as indicated. The derived FG is singlerated. Now we are able to derive the decoder architectures. B B B 3 B 4 C C E F E F û û û 3 û 4 û 5 û 6 û 7 û

19 atency-reduced architecture First, we would like to derive a multi-rate version of the previous FG. Then, with the look-ahead manner, it can be further refined as follows. Stage 3 Stage E F end {,9} {5,} {3,6,,3} 4 {4,7,,4} C {} {} Stage A start B Stage 3 E/F {5} end Stage {3,6} {} C/ {4,7} {5} {4,7} 4 Stage A/B start C. Zhang, B. Yuan and K.K. Parhi, IEEE ICC

20 atency-reduced architecture Stage Stage Stage 3 Merged PEs are used instead of Type I and Type II PEs. The decoding latency is only 5% of tree architecture. Only half of the delay elements are employed by the feedback part. ( ( ) I ( y ) O 3 u u u u ( 3 ( 4 ( 5 ( 6 ( 7 ( I O O 3 4 I I I I I I u u u u u u û u 3 4 u 4 O O O 3 u O O O 3 u O O O 3 u 3 4 u 4 û 4 m I O O I O 3 I O O I O 3 u u or u u 5 6 u or u 6 u u or u u 6 u or u 5 6 m O I O O I 3 I O O I O 3 : Merged PE u i u i d

21 Additional architectures Based on the previous analysis on the FG, numerous decoder architectures can be obtained for different applications. Stage 3 and 3' u i u i O O O 3 I I Stage Stage u u or u u 5 6 O I 5 O u O I O I 3 y6 O u u Fully i O I O 4 O I O I 3 O I u pipelined 3 i y 7 O u or u 6 O I 3 y û 4 {5, } {3, 6} {4, } m outputs {5, } {3, 6} {4, 7} {5, } {3, 6} {4, 7} {5, } {3, 6} {4, 7} {5, } {3, 6} {4, 7} 3 U : Pipeline ( i ) i U U ( y, u ) y u d d d U U ( i) (, ) i O I O O I 3 signs Folded O I U3 {3, 4, 6, 7} {, 5} {3, 4, 6, 7} O O O 3 I I {, 5} {3, 4, 6, 7} O O O 3 O O O 3 I I I I ( ) ( y) O I ( ) 3 ( y) u u u u 3 4 u u 3 4 7l+,, 7 {5} {4} {6} {} {,, 7} {} {} {, 5} {} {, 5} O O O O O 3 I I I ( ( 3 ( 5 ( 6 ( 7 ( ( 4 ( ) ( y3) ( ) ( y4) ( ( ) ( ) ( ) ( ) ( ) ( ) FG u i u i {4, 5, 7, } {4, 5, 7, } {4, 5, 7, } {} O {, 3, 6} {} O {, 3, 6} {} O 3 {, 3, 6} {} O {, 3, 6} {} O {, 3, 6} {} O 3 {, 3, 6} {} {3, 6} O I {, } ( ) ( ) ( y ), ( y ) {, 3, 6} 5 3 Partial {} O {, 3, 6} {3, 6} u {} i parallel O I {, } ( ) ( ) 3 ( y ), ( y ) 6 4 {, 3, 6} {4, 5, 7, } {4, 5, 7, } {4, 5, 7, } {4,, } u {} i {, } ( ) ( ) O I ( y 7 ), ( y5 ) {, 3, 6} {} {3} O {4,, } {, 3, 6} {} {, } ( ) ( ) O I 3 ( y ), ( y ) 6 {, 3, 6} {3} d d U U U U U {4, 7} {5} U3 I I I I {4, 7} {5} l+3,, ( ) y ( ) y ( ), ( ) {, } 9 {3,, } ( ) y ( ) y ( ), ( ) {, } {, } ( ) y ( ) y ( ), ( ) 3 {3, 6} {, } ( ) y ( ) y ( ), ( ) 4 {3, 6} And more O {3, 6} {4} O 3 I ( c RAM U U

22 Body Area Network

23 Wireless Sensor Nodes in Healthcare

24 Wireless BAN

25 WBAN Applications Chronic disease monitoring Episodic patient monitoring Patients alarm monitoring Elderly people monitoring

26 Biomedical monitoring systems OFFINE TRAINING Recordings from atabases Feature extraction Feature selection Classifier Training ONINE ETECTION Selected feature set Classifier Model Electrodes Feature extraction Classification Postprocessing rug elivery System/ Create an alert Spectral power Wavelets Auto-regressive coefficients ICA inear SVM Non-linear SVM Adaboost Moving avearge Kalman

27 Closed-loop systems

28 MIMO Compared with the SISO case, channel capacity increases ~min{m,k} times by using a M x K antenna array.

29 Problem Statement - Transmitter Transmitted Signal Image face from pdrawinglessons/wpcontent/uploads///cartoonfacesh eads36degrees.png

30 Problem Statement Access Point Timing? (signal arrival time) Channel information? Carrier frequency offset? Received Signal

31 Solution Preamble Access Point

32 Contributions Achieve perfect timing synchronization when SNR db (% chance to find the correct timing) Existing methods only have 4% chance to find the correct timing at the same SNR Zero BER is achievable when SNR db Existing methods have error floors, and may not achieve zero BER at any SNR (SNR >> db) Te-ung Kung, Keshab Parhi, Optimized Joint Timing Synchronization and Channel Estimation for OFM Systems, IEEE Wireless Communications etters, on IEEExplore (Early Access). Te-ung Kung, Keshab Parhi, Frequency omain Symbol Synchronization for OFM Systems, IEEE EIT, May,.

33 Support Vector Machines Most widely used classification algorithm Training based on quadratic optimization Non-linear SVMs (kernel based) Map x to some high dimensional space The derived feature vectors are Kernel function allows implicit calculation of dot products earn a linear separator in high dimensional space T K( x, x ) ( x ) ( x ) The final prediction is i j i j ( x j ) : R d f ( x) a y ( x ) ( x) b a y K( x, x) b T i i i i i i i: a i: a i i

34 34 Illustration of SVM

35 Three popular kernels inear SVM Classification Polynomial K( x, x) i x x T ( ) T f x sign ai yixi x b sign w x b ia : i T i where w a y x i i i i T K( x, x) [ x x ] i i p p=: T K( x, x) ( z z) i i T T z zizi z where z [ x ] T

36 Polynomial SVM Classification T f ( x) sign z Wz b RBF Kernel i K( x, x) where W a y z z e x x i ia : i T i i i i f ( x) sign ai yik( xi, x) b ia : i Further simplifications not possible for RBF

37 Computational complexity Kernel #words (memory) #addition s inear d d d Polynomial (p=) d d d(d+) RBF N sv (d+) N sv d N sv d #multiplications * Additional N sv exponential operations for RBF Complexity depends on number of support vectors and # dimensions

38 Reducing the complexity Number of support vectors (N sv ) Reduced SVM (RSVM) can be used Number of SVs decrease while training Feature dimensionality (d) Feature selection algorithms SVM-RFE (Recursive Feature Elimination) Adaboost, HP, etc.,. Optimizing the hardware MAC and exponent operations Memory requirements depends on word length

39 39 Configurable SVM processor

40 4 SVM Architectures: Energy Consumption

41 FFT Architectures: Prior esigns 4-parallel delay-feedback M. Shin, et.al Contain 4 datapaths Yuan chen, et.al 4

42 IF esign 4-parallel feed-forward design (IF) Two datapaths, processing samples each Requires 3N/ delay elements Hardware utilization is % 4

43 IF esign -parallel feed-forward design 43

44 IT 4-parallel Architecture N-point FFT requires N-4 delay elements 4logN complex adders #multipliers depend on the algorithm No delays at this stage 44

45 IT -parallel Architecture Requires N- delay elements No delays at two stages 45

46 IT-point FFT Architecture Hardware complexity Complex adders: Complex multipliers: 4+.4 elay elements: 4 M. Ayinala, M. Brown, K.K. Parhi, IEEE Trans. VSI Systems, June (patent) M. Ayinala, K.K. Parhi, ACM Great akes Symp., Utah, May 46

47 Seizure prediction (a) Open-loop (b) Closed-loop 47

48 Seizure Prediction Objective: Patient-specific prediction of seizures (5 min ahead) from EEG signal (6 electrodes) Issues: unbalanced data, feature selection input pattern feature extrac tion System implementation details: features ~ power measured in 9 spectral bands for 4 differential channels. Total 4x6 = 36 features classifier ~ Adaboost with decision stumps X classifier decision (class label) Y. Park,. uo, K. Parhi, T. Netoff, Epilepsia, Oct. 4

49 EEG ata for Classification Parts of EEG data identified by medical experts: ictal, preictal (+), interictal(-) Preictal and interictal data used for classification Each data sample ~ sec moving window Preictal (Class +) At least -hour gap Interictal (Class -) 49

50 5 Seizure Prediction

51 5 Seizure Prediction

52 Physical Unclonable Functions (PUFs) It is estimated that as much as % of all high-tech products sold globally are counterfeit which leads to a conservative estimate of billion of revenue loss. [Guajardo et al, ] evice cloning Side-channel attack Security Challenges Computing devices are becoming physically exposed Adversaries may physically temper the devices and extract secret keys from non-volatile memory Software-only protections are not enough

53 What is PUF? Extract secret keys from complex physical objects ue to manufacturing process variations, no two Integrated Circuits even with the same layouts are identical Physical Objects PUF Process Variations Unpredictable Behavior Easy to Evaluate Hard to Clone Unclonable anti-counterfeiting marks for ICs!

54 Silicon MUX PUF Challenge Q Response G All the multiplexers are identically designed. Each challenge creates two paths through the circuit. The response is generated by the racing result of the two paths. No special fabrication needed.

55 Security Characteristics of PUFs Uniqueness: inter-chip variation Unclonability: randomness Unpredictability: hard to model Reliability Intra-chip variation Authentication robustness (add extra processing circuits, e.g., error correcting techniques)

56 Contributions ogically-reconfigurable PUFs (security) Systematic statistical analysis of (feed-forward) MUX PUFs Modified feed-forward path (reliability) Two-arbiter authentication scheme (reliability) [] Y. ao and K.K. Parhi, "Novel Reconfigurable Silicon Physical Unclonable Functions", Proc. of Workshop on Foundations of ependable and Secure Cyber-Physical Systems (FSCPS-)," pp. 3-36, Chicago, April [] Y. ao and K.K. Parhi, "Reconfigurable Architectures for Silicon Physical Unclonable Functions," Proc. of IEEE Int. Conference on Electro Information Technology, Mankato, May

57 ogically-reconfigurable PUFs Reconfigurable PUF circuit Alter the model of PUF circuit to update the challengeresponse behavior, instead of re-mapping the challenge and response through pre- and/or post-processing Several novel solutions, e.g., Reconfigurable feed-forward MUX PUF MUX and emux PUF (Challenge) PUF n Response Reconfigurable

58 Reconfigurable feed-forward MUX PUF Ideas: using reconfigurable feed-forward path Original MUX PUF can be modeled as a linear additive delay model Feed-forward path: add nonlinearity to MUX PUF, improve the security Three types of feed-forward path: Cascade, Overlap, Separate based on the beginning stage and the ending stage of the feed-forward path experimental results have shown that the inter-chip and intra-chip characteristics of the 3 types are different our statistical analysis has demonstrated that the mathematical models of the 3 types are different

59 Why reconfigurable PUFs? Reconfigurability is desirable:. Application needs: updatable authentication keys. Improving the security, as the challenge-response behaviors can be updated (against modeling attacks). Solutions for reconfigurablility Challenge-like Challenge-like Reconfigurable RO Silicon PUF FPGA based Vulnerable to attacks & Poor performance. The frequencies of ring oscillators are possible to be evaluated by attackers Hard to implement: lower level design detail, symmetrical routing

60 Conclusions Wireless communications systems for body area network will grow significantly Biomedical monitoring systems and drug delivery systems will grow ow-power SP for biomedical monitoring will grow IC Chip Security by PUFs for biomedical systems / 4/3/

61 Acknowledgements Chuan Zhang, Bo Yuan (Polar) Te-ung Kung (Wireless BAN) Manohar Ayinala (SVM, FFT) Yun-Sang Park, an uo, Prof. T. Netoff (Epilepsy) Yingjie ao (PUF) / 4/3/

Physically Unclonable Functions

Physically Unclonable Functions Physically Unclonable Functions Rajat Subhra Chakraborty Associate Professor Department of Computer Science and Engineering IIT Kharagpur E-mail: rschakraborty@cse.iitkgp.ernet.in ISEA Workshop IIT Kharagpur,

More information

Efficient Bit-Channel Reliability Computation for Multi-Mode Polar Code Encoders and Decoders

Efficient Bit-Channel Reliability Computation for Multi-Mode Polar Code Encoders and Decoders Efficient Bit-Channel Reliability Computation for Multi-Mode Polar Code Encoders and Decoders Carlo Condo, Seyyed Ali Hashemi, Warren J. Gross arxiv:1705.05674v1 [cs.it] 16 May 2017 Abstract Polar codes

More information

Transformation Techniques for Real Time High Speed Implementation of Nonlinear Algorithms

Transformation Techniques for Real Time High Speed Implementation of Nonlinear Algorithms International Journal of Electronics and Communication Engineering. ISSN 0974-66 Volume 4, Number (0), pp.83-94 International Research Publication House http://www.irphouse.com Transformation Techniques

More information

Formal Design of Composite Physically Unclonable Function

Formal Design of Composite Physically Unclonable Function Formal Design of Composite Physically Unclonable Function Durga Prasad Sahoo Debdeep Mukhopadhyay Rajat Subhra Chakraborty Computer Science and Engineering Indian Institute of Technology, Kharagpur, India

More information

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose

More information

Pipelining and Parallel Processing

Pipelining and Parallel Processing Pipelining and Parallel Processing Pipelining ---reduction in the critical path increase the clock speed, or reduce power consumption at same speed Parallel Processing ---multiple outputs are computed

More information

Digital Signal Processing and Machine Learning System Design using Stochastic Logic

Digital Signal Processing and Machine Learning System Design using Stochastic Logic Digital Signal Processing and Machine Learning System Design using Stochastic Logic A DISSERTATION SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY Yin Liu IN PARTIAL FULFILLMENT

More information

Multi-valued Arbiters for Quality Enhancement of PUF Responses on FPGA Implementation

Multi-valued Arbiters for Quality Enhancement of PUF Responses on FPGA Implementation Multi-valued Arbiters for Quality Enhancement of PUF Responses on FPGA Implementation Siarhei S. Zalivaka 1, Alexander V. Puchkov 2, Vladimir P. Klybik 2, Alexander A. Ivaniuk 2, Chip-Hong Chang 1 1 School

More information

CMPEN 411 VLSI Digital Circuits Spring Lecture 19: Adder Design

CMPEN 411 VLSI Digital Circuits Spring Lecture 19: Adder Design CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 19: Adder Design [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN 411 L19

More information

DSP Design Lecture 7. Unfolding cont. & Folding. Dr. Fredrik Edman.

DSP Design Lecture 7. Unfolding cont. & Folding. Dr. Fredrik Edman. SP esign Lecture 7 Unfolding cont. & Folding r. Fredrik Edman fredrik.edman@eit.lth.se Unfolding Unfolding creates a program with more than one iteration, J=unfolding factor Unfolding is a structured way

More information

Advances in Error Control Strategies for 5G

Advances in Error Control Strategies for 5G Advances in Error Control Strategies for 5G Jörg Kliewer The Elisha Yegal Bar-Ness Center For Wireless Communications And Signal Processing Research 5G Requirements [Nokia Networks: Looking ahead to 5G.

More information

Improved Successive Cancellation Flip Decoding of Polar Codes Based on Error Distribution

Improved Successive Cancellation Flip Decoding of Polar Codes Based on Error Distribution Improved Successive Cancellation Flip Decoding of Polar Codes Based on Error Distribution Carlo Condo, Furkan Ercan, Warren J. Gross Department of Electrical and Computer Engineering, McGill University,

More information

NAME... Soc. Sec. #... Remote Location... (if on campus write campus) FINAL EXAM EE568 KUMAR. Sp ' 00

NAME... Soc. Sec. #... Remote Location... (if on campus write campus) FINAL EXAM EE568 KUMAR. Sp ' 00 NAME... Soc. Sec. #... Remote Location... (if on campus write campus) FINAL EXAM EE568 KUMAR Sp ' 00 May 3 OPEN BOOK exam (students are permitted to bring in textbooks, handwritten notes, lecture notes

More information

Information Theoretic Imaging

Information Theoretic Imaging Information Theoretic Imaging WU Faculty: J. A. O Sullivan WU Doctoral Student: Naveen Singla Boeing Engineer: James Meany First Year Focus: Imaging for Data Storage Image Reconstruction Data Retrieval

More information

Low-Complexity Puncturing and Shortening of Polar Codes

Low-Complexity Puncturing and Shortening of Polar Codes Low-Complexity Puncturing and Shortening of Polar Codes Valerio Bioglio, Frédéric Gabry, Ingmar Land Mathematical and Algorithmic Sciences Lab France Research Center, Huawei Technologies Co. Ltd. Email:

More information

R13 SET - 1

R13 SET - 1 R13 SET - 1 III B. Tech II Semester Regular Examinations, April - 2016 DIGITAL SIGNAL PROCESSING (Electronics and Communication Engineering) Time: 3 hours Maximum Marks: 70 Note: 1. Question Paper consists

More information

NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1

NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 Multi-processor vs. Multi-computer architecture µp vs. DSP RISC vs. DSP RISC Reduced-instruction-set Register-to-register operation Higher throughput by using

More information

Retiming. delay elements in a circuit without affecting the input/output characteristics of the circuit.

Retiming. delay elements in a circuit without affecting the input/output characteristics of the circuit. Chapter Retiming NCU EE -- SP VLSI esign. Chap. Tsung-Han Tsai 1 Retiming & A transformation techniques used to change the locations of delay elements in a circuit without affecting the input/output characteristics

More information

EVALUATION OF PHYSICAL UNCLONABLE FUNCTIONS

EVALUATION OF PHYSICAL UNCLONABLE FUNCTIONS EVALUATION OF PHYSICAL UNCLONABLE FUNCTIONS ECE 646 PROJECT PRESENTATION DEC 11, 2012 YAMINI RAVISHANKAR PHYSICAL UNCLONABLE FUNCTIONS A challenge-response mechanism in which the mapping between a challenge

More information

AN IMPROVED LOW LATENCY SYSTOLIC STRUCTURED GALOIS FIELD MULTIPLIER

AN IMPROVED LOW LATENCY SYSTOLIC STRUCTURED GALOIS FIELD MULTIPLIER Indian Journal of Electronics and Electrical Engineering (IJEEE) Vol.2.No.1 2014pp1-6 available at: www.goniv.com Paper Received :05-03-2014 Paper Published:28-03-2014 Paper Reviewed by: 1. John Arhter

More information

ECC for NAND Flash. Osso Vahabzadeh. TexasLDPC Inc. Flash Memory Summit 2017 Santa Clara, CA 1

ECC for NAND Flash. Osso Vahabzadeh. TexasLDPC Inc. Flash Memory Summit 2017 Santa Clara, CA 1 ECC for NAND Flash Osso Vahabzadeh TexasLDPC Inc. 1 Overview Why Is Error Correction Needed in Flash Memories? Error Correction Codes Fundamentals Low-Density Parity-Check (LDPC) Codes LDPC Encoding and

More information

Serial Parallel Multiplier Design in Quantum-dot Cellular Automata

Serial Parallel Multiplier Design in Quantum-dot Cellular Automata Serial Parallel Multiplier Design in Quantum-dot Cellular Automata Heumpil Cho and Earl E. Swartzlander, Jr. Application Specific Processor Group Department of Electrical and Computer Engineering The University

More information

Design and Comparison of Wallace Multiplier Based on Symmetric Stacking and High speed counters

Design and Comparison of Wallace Multiplier Based on Symmetric Stacking and High speed counters International Journal of Engineering Research and Advanced Technology (IJERAT) DOI:http://dx.doi.org/10.31695/IJERAT.2018.3271 E-ISSN : 2454-6135 Volume.4, Issue 6 June -2018 Design and Comparison of Wallace

More information

Polar Coding for the Large Hadron Collider: Challenges in Code Concatenation

Polar Coding for the Large Hadron Collider: Challenges in Code Concatenation Polar Coding for the Large Hadron Collider: Challenges in Code Concatenation Alexios Balatsoukas-Stimming, Tomasz Podzorny, Jan Uythoven {alexios.balatsoukas, tomasz.podzorny, jan.uythoven}@cern.ch European

More information

Half-Duplex Gaussian Relay Networks with Interference Processing Relays

Half-Duplex Gaussian Relay Networks with Interference Processing Relays Half-Duplex Gaussian Relay Networks with Interference Processing Relays Bama Muthuramalingam Srikrishna Bhashyam Andrew Thangaraj Department of Electrical Engineering Indian Institute of Technology Madras

More information

SC-Fano Decoding of Polar Codes

SC-Fano Decoding of Polar Codes SC-Fano Decoding of Polar Codes Min-Oh Jeong and Song-Nam Hong Ajou University, Suwon, Korea, email: {jmo0802, snhong}@ajou.ac.kr arxiv:1901.06791v1 [eess.sp] 21 Jan 2019 Abstract In this paper, we present

More information

Extracting Secret Keys from Integrated Circuits

Extracting Secret Keys from Integrated Circuits Extracting Secret Keys from Integrated Circuits Daihyun Lim April 5, 005 Abstract Modern cryptographic protocols are based on the premise that only authorized participants can obtain secret keys and access

More information

A COMBINED 16-BIT BINARY AND DUAL GALOIS FIELD MULTIPLIER. Jesus Garcia and Michael J. Schulte

A COMBINED 16-BIT BINARY AND DUAL GALOIS FIELD MULTIPLIER. Jesus Garcia and Michael J. Schulte A COMBINED 16-BIT BINARY AND DUAL GALOIS FIELD MULTIPLIER Jesus Garcia and Michael J. Schulte Lehigh University Department of Computer Science and Engineering Bethlehem, PA 15 ABSTRACT Galois field arithmetic

More information

Short Polar Codes. Peihong Yuan. Chair for Communications Engineering. Technische Universität München

Short Polar Codes. Peihong Yuan. Chair for Communications Engineering. Technische Universität München Short Polar Codes Peihong Yuan Chair for Communications Engineering July 26, 2016 LNT & DLR Summer Workshop on Coding 1 / 23 Outline 1 Motivation 2 Improve the Distance Property 3 Simulation Results 4

More information

The Concept of Soft Channel Encoding and its Applications in Wireless Relay Networks

The Concept of Soft Channel Encoding and its Applications in Wireless Relay Networks The Concept of Soft Channel Encoding and its Applications in Wireless Relay Networks Gerald Matz Institute of Telecommunications Vienna University of Technology institute of telecommunications Acknowledgements

More information

Digital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Digital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Arithmetic Circuits January, 2003 1 A Generic Digital Processor MEMORY INPUT-OUTPUT CONTROL DATAPATH

More information

RCA Analysis of the Polar Codes and the use of Feedback to aid Polarization at Short Blocklengths

RCA Analysis of the Polar Codes and the use of Feedback to aid Polarization at Short Blocklengths RCA Analysis of the Polar Codes and the use of Feedback to aid Polarization at Short Blocklengths Kasra Vakilinia, Dariush Divsalar*, and Richard D. Wesel Department of Electrical Engineering, University

More information

1 1 0, g Exercise 1. Generator polynomials of a convolutional code, given in binary form, are g

1 1 0, g Exercise 1. Generator polynomials of a convolutional code, given in binary form, are g Exercise Generator polynomials of a convolutional code, given in binary form, are g 0, g 2 0 ja g 3. a) Sketch the encoding circuit. b) Sketch the state diagram. c) Find the transfer function TD. d) What

More information

Signal Flow Graphs. Roger Woods Programmable Systems Lab ECIT, Queen s University Belfast

Signal Flow Graphs. Roger Woods Programmable Systems Lab ECIT, Queen s University Belfast Signal Flow Graphs Roger Woods r.woods@qub.ac.uk Programmable Systems Lab ECIT, Queen s University Belfast (Slides 2-13 taken from Signal Flow Graphs and Data Flow Graphs chapter by Keshab K. Parhi and

More information

CS470: Computer Architecture. AMD Quad Core

CS470: Computer Architecture. AMD Quad Core CS470: Computer Architecture Yashwant K. Malaiya, Professor malaiya@cs.colostate.edu AMD Quad Core 1 Architecture Layers Building blocks Gates, flip-flops Functional bocks: Combinational, Sequential Instruction

More information

EE241 - Spring 2006 Advanced Digital Integrated Circuits

EE241 - Spring 2006 Advanced Digital Integrated Circuits EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal

More information

High rate soft output Viterbi decoder

High rate soft output Viterbi decoder High rate soft output Viterbi decoder Eric Lüthi, Emmanuel Casseau Integrated Circuits for Telecommunications Laboratory Ecole Nationale Supérieure des Télécomunications de Bretagne BP 83-985 Brest Cedex

More information

ELEC E7210: Communication Theory. Lecture 10: MIMO systems

ELEC E7210: Communication Theory. Lecture 10: MIMO systems ELEC E7210: Communication Theory Lecture 10: MIMO systems Matrix Definitions, Operations, and Properties (1) NxM matrix a rectangular array of elements a A. an 11 1....... a a 1M. NM B D C E ermitian transpose

More information

Expectation propagation for signal detection in flat-fading channels

Expectation propagation for signal detection in flat-fading channels Expectation propagation for signal detection in flat-fading channels Yuan Qi MIT Media Lab Cambridge, MA, 02139 USA yuanqi@media.mit.edu Thomas Minka CMU Statistics Department Pittsburgh, PA 15213 USA

More information

Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI

Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI Charles Lo and Paul Chow {locharl1, pc}@eecg.toronto.edu Department of Electrical and Computer Engineering

More information

Synchronization in Physical- Layer Network Coding

Synchronization in Physical- Layer Network Coding Synchronization in Physical- Layer Network Coding Soung Liew Institute of Network Coding The Chinese University of Hong Kong Slides in this talk based on partial content in Physical-layer Network Coding:

More information

Capacity Region of the Two-Way Multi-Antenna Relay Channel with Analog Tx-Rx Beamforming

Capacity Region of the Two-Way Multi-Antenna Relay Channel with Analog Tx-Rx Beamforming Capacity Region of the Two-Way Multi-Antenna Relay Channel with Analog Tx-Rx Beamforming Authors: Christian Lameiro, Alfredo Nazábal, Fouad Gholam, Javier Vía and Ignacio Santamaría University of Cantabria,

More information

Digital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Digital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Arithmetic Circuits January, 2003 1 A Generic Digital Processor MEM ORY INPUT-OUTPUT CONTROL DATAPATH

More information

Generalized Tree Architecture with High-Radix Processing for an SC Polar Decoder

Generalized Tree Architecture with High-Radix Processing for an SC Polar Decoder Generalized Tree Architecture with Hih-Radix Processin or an SC Polar ecoder Tae-Hwan Kim Korea Aerospace University Santa Clara, CA 1 Outline Backround Polar codes SC decodin / decoder architecture Proposed

More information

Graph-based codes for flash memory

Graph-based codes for flash memory 1/28 Graph-based codes for flash memory Discrete Mathematics Seminar September 3, 2013 Katie Haymaker Joint work with Professor Christine Kelley University of Nebraska-Lincoln 2/28 Outline 1 Background

More information

The equivalence of twos-complement addition and the conversion of redundant-binary to twos-complement numbers

The equivalence of twos-complement addition and the conversion of redundant-binary to twos-complement numbers The equivalence of twos-complement addition and the conversion of redundant-binary to twos-complement numbers Gerard MBlair The Department of Electrical Engineering The University of Edinburgh The King

More information

VLSI Signal Processing

VLSI Signal Processing VLSI Signal Processing Lecture 1 Pipelining & Retiming ADSP Lecture1 - Pipelining & Retiming (cwliu@twins.ee.nctu.edu.tw) 1-1 Introduction DSP System Real time requirement Data driven synchronized by data

More information

CHAPTER 3 LOW DENSITY PARITY CHECK CODES

CHAPTER 3 LOW DENSITY PARITY CHECK CODES 62 CHAPTER 3 LOW DENSITY PARITY CHECK CODES 3. INTRODUCTION LDPC codes were first presented by Gallager in 962 [] and in 996, MacKay and Neal re-discovered LDPC codes.they proved that these codes approach

More information

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND

More information

HARDWARE IMPLEMENTATION OF FIR/IIR DIGITAL FILTERS USING INTEGRAL STOCHASTIC COMPUTATION. Arash Ardakani, François Leduc-Primeau and Warren J.

HARDWARE IMPLEMENTATION OF FIR/IIR DIGITAL FILTERS USING INTEGRAL STOCHASTIC COMPUTATION. Arash Ardakani, François Leduc-Primeau and Warren J. HARWARE IMPLEMENTATION OF FIR/IIR IGITAL FILTERS USING INTEGRAL STOCHASTIC COMPUTATION Arash Ardakani, François Leduc-Primeau and Warren J. Gross epartment of Electrical and Computer Engineering McGill

More information

Jeff Howbert Introduction to Machine Learning Winter

Jeff Howbert Introduction to Machine Learning Winter Classification / Regression Support Vector Machines Jeff Howbert Introduction to Machine Learning Winter 2012 1 Topics SVM classifiers for linearly separable classes SVM classifiers for non-linearly separable

More information

Permuted Successive Cancellation Decoder for Polar Codes

Permuted Successive Cancellation Decoder for Polar Codes Permuted Successive Cancellation Decoder for Polar Codes Harish Vangala, Emanuele Viterbo, and Yi Hong, Dept. of ECSE, Monash University, Melbourne, VIC 3800, Australia. Email: {harish.vangala, emanuele.viterbo,

More information

Degrees-of-Freedom Robust Transmission for the K-user Distributed Broadcast Channel

Degrees-of-Freedom Robust Transmission for the K-user Distributed Broadcast Channel /33 Degrees-of-Freedom Robust Transmission for the K-user Distributed Broadcast Channel Presented by Paul de Kerret Joint work with Antonio Bazco, Nicolas Gresset, and David Gesbert ESIT 2017 in Madrid,

More information

ELEC E7210: Communication Theory. Lecture 4: Equalization

ELEC E7210: Communication Theory. Lecture 4: Equalization ELEC E7210: Communication Theory Lecture 4: Equalization Equalization Delay sprea ISI irreucible error floor if the symbol time is on the same orer as the rms elay sprea. DF: Equalization a receiver signal

More information

CHAPTER 3 MINKOWSKI FRACTAL ANTENNA FOR DUAL BAND WIRELESS APPLICATIONS

CHAPTER 3 MINKOWSKI FRACTAL ANTENNA FOR DUAL BAND WIRELESS APPLICATIONS 38 CHAPTER 3 MINKOWSKI FRACTAL ANTENNA FOR DUAL BAND WIRELESS APPLICATIONS 3.1 INTRODUCTION The explosive growth in wireless broadband services demands new standards to provide high degree of mobility

More information

TX Diversity with Array-Interference Gain Date:

TX Diversity with Array-Interference Gain Date: TX Diversity with Array-Interference Gain Date: 2013-09-18 Name Company Address Phone email Gabriel Villardi NICT 3-4 Hikarion-Oka, Yokosuka, Japan +81-46-847-5438 gpvillardi@nict.go.jp Pin-Hsun Lin NICT

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Memory Elements and other Circuits ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques Overview.

More information

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

Digital Electronics Sequential Logic

Digital Electronics Sequential Logic /5/27 igital Electronics Sequential Logic r. I. J. Wassell Sequential Logic The logic circuits discussed previously are known as combinational, in that the output depends only on the condition of the latest

More information

Digital Signal Processing with Protein Molecules and DNA Strands

Digital Signal Processing with Protein Molecules and DNA Strands Digital Signal Processing with Protein Molecules and DNA Strands Keshab K. Parhi Electrical and Computer Engineering University of Minnesota, Minneapolis Nov. 10, 2010 Talk at EECS Dept., Berkeley Acknowledgements

More information

Fast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures

Fast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures Fast Fir Algorithm Based Area- Efficient Parallel Fir Digital Filter Structures Ms. P.THENMOZHI 1, Ms. C.THAMILARASI 2 and Mr. V.VENGATESHWARAN 3 Assistant Professor, Dept. of ECE, J.K.K.College of Technology,

More information

Practical Polar Code Construction Using Generalised Generator Matrices

Practical Polar Code Construction Using Generalised Generator Matrices Practical Polar Code Construction Using Generalised Generator Matrices Berksan Serbetci and Ali E. Pusane Department of Electrical and Electronics Engineering Bogazici University Istanbul, Turkey E-mail:

More information

ANALYSIS OF A PARTIAL DECORRELATOR IN A MULTI-CELL DS/CDMA SYSTEM

ANALYSIS OF A PARTIAL DECORRELATOR IN A MULTI-CELL DS/CDMA SYSTEM ANAYSIS OF A PARTIA DECORREATOR IN A MUTI-CE DS/CDMA SYSTEM Mohammad Saquib ECE Department, SU Baton Rouge, A 70803-590 e-mail: saquib@winlab.rutgers.edu Roy Yates WINAB, Rutgers University Piscataway

More information

LRADNN: High-Throughput and Energy- Efficient Deep Neural Network Accelerator using Low Rank Approximation

LRADNN: High-Throughput and Energy- Efficient Deep Neural Network Accelerator using Low Rank Approximation LRADNN: High-Throughput and Energy- Efficient Deep Neural Network Accelerator using Low Rank Approximation Jingyang Zhu 1, Zhiliang Qian 2, and Chi-Ying Tsui 1 1 The Hong Kong University of Science and

More information

Multiple-Input Multiple-Output Systems

Multiple-Input Multiple-Output Systems Multiple-Input Multiple-Output Systems What is the best way to use antenna arrays? MIMO! This is a totally new approach ( paradigm ) to wireless communications, which has been discovered in 95-96. Performance

More information

Chapter 8. Low-Power VLSI Design Methodology

Chapter 8. Low-Power VLSI Design Methodology VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level

More information

ISSN (PRINT): , (ONLINE): , VOLUME-4, ISSUE-10,

ISSN (PRINT): , (ONLINE): , VOLUME-4, ISSUE-10, A NOVEL DOMINO LOGIC DESIGN FOR EMBEDDED APPLICATION Dr.K.Sujatha Associate Professor, Department of Computer science and Engineering, Sri Krishna College of Engineering and Technology, Coimbatore, Tamilnadu,

More information

VLSI Design. [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] ECE 4121 VLSI DEsign.1

VLSI Design. [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] ECE 4121 VLSI DEsign.1 VLSI Design Adder Design [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] ECE 4121 VLSI DEsign.1 Major Components of a Computer Processor Devices Control Memory Input Datapath

More information

Code design: Computer search

Code design: Computer search Code design: Computer search Low rate codes Represent the code by its generator matrix Find one representative for each equivalence class of codes Permutation equivalences? Do NOT try several generator

More information

Bit -Line. Bit -Line. 2.1 Concept. Local Word Line. Global Word Line. Sub Bit-Line. Figure 1. Divided Bit-Line Approach, M = Theoretical Basis

Bit -Line. Bit -Line. 2.1 Concept. Local Word Line. Global Word Line. Sub Bit-Line. Figure 1. Divided Bit-Line Approach, M = Theoretical Basis ow Power SRA Design using Hierarchical Divided Bit-ine Approach Ashish Karandikar y Intel orporation, Santa lara, A 95052, USA E-mail: akarand@td2cad.intel.com Keshab K. Parhi Dept. of Electrical and omputer

More information

L15: Custom and ASIC VLSI Integration

L15: Custom and ASIC VLSI Integration L15: Custom and ASIC VLSI Integration Average Cost of one transistor 10 1 0.1 0.01 0.001 0.0001 0.00001 $ 0.000001 Gordon Moore, Keynote Presentation at ISSCC 2003 0.0000001 '68 '70 '72 '74 '76 '78 '80

More information

Introduction to Wireless & Mobile Systems. Chapter 4. Channel Coding and Error Control Cengage Learning Engineering. All Rights Reserved.

Introduction to Wireless & Mobile Systems. Chapter 4. Channel Coding and Error Control Cengage Learning Engineering. All Rights Reserved. Introduction to Wireless & Mobile Systems Chapter 4 Channel Coding and Error Control 1 Outline Introduction Block Codes Cyclic Codes CRC (Cyclic Redundancy Check) Convolutional Codes Interleaving Information

More information

Outline: Ensemble Learning. Ensemble Learning. The Wisdom of Crowds. The Wisdom of Crowds - Really? Crowd wiser than any individual

Outline: Ensemble Learning. Ensemble Learning. The Wisdom of Crowds. The Wisdom of Crowds - Really? Crowd wiser than any individual Outline: Ensemble Learning We will describe and investigate algorithms to Ensemble Learning Lecture 10, DD2431 Machine Learning A. Maki, J. Sullivan October 2014 train weak classifiers/regressors and how

More information

Artificial Neural Network and Fuzzy Logic

Artificial Neural Network and Fuzzy Logic Artificial Neural Network and Fuzzy Logic 1 Syllabus 2 Syllabus 3 Books 1. Artificial Neural Networks by B. Yagnanarayan, PHI - (Cover Topologies part of unit 1 and All part of Unit 2) 2. Neural Networks

More information

Constellation Shaping for Communication Channels with Quantized Outputs

Constellation Shaping for Communication Channels with Quantized Outputs Constellation Shaping for Communication Channels with Quantized Outputs Chandana Nannapaneni, Matthew C. Valenti, and Xingyu Xiang Lane Department of Computer Science and Electrical Engineering West Virginia

More information

Capacity of Memoryless Channels and Block-Fading Channels With Designable Cardinality-Constrained Channel State Feedback

Capacity of Memoryless Channels and Block-Fading Channels With Designable Cardinality-Constrained Channel State Feedback 2038 IEEE TRANSACTIONS ON INFORMATION THEORY, VOL. 50, NO. 9, SEPTEMBER 2004 Capacity of Memoryless Channels and Block-Fading Channels With Designable Cardinality-Constrained Channel State Feedback Vincent

More information

Turbo Codes for xdsl modems

Turbo Codes for xdsl modems Turbo Codes for xdsl modems Juan Alberto Torres, Ph. D. VOCAL Technologies, Ltd. (http://www.vocal.com) John James Audubon Parkway Buffalo, NY 14228, USA Phone: +1 716 688 4675 Fax: +1 716 639 0713 Email:

More information

Turbo Compression. Andrej Rikovsky, Advisor: Pavol Hanus

Turbo Compression. Andrej Rikovsky, Advisor: Pavol Hanus Turbo Compression Andrej Rikovsky, Advisor: Pavol Hanus Abstract Turbo codes which performs very close to channel capacity in channel coding can be also used to obtain very efficient source coding schemes.

More information

A Digit-Serial Systolic Multiplier for Finite Fields GF(2 m )

A Digit-Serial Systolic Multiplier for Finite Fields GF(2 m ) A Digit-Serial Systolic Multiplier for Finite Fields GF( m ) Chang Hoon Kim, Sang Duk Han, and Chun Pyo Hong Department of Computer and Information Engineering Taegu University 5 Naeri, Jinryang, Kyungsan,

More information

Polar Code Construction for List Decoding

Polar Code Construction for List Decoding 1 Polar Code Construction for List Decoding Peihong Yuan, Tobias Prinz, Georg Böcherer arxiv:1707.09753v1 [cs.it] 31 Jul 2017 Abstract A heuristic construction of polar codes for successive cancellation

More information

NOMA: Principles and Recent Results

NOMA: Principles and Recent Results NOMA: Principles and Recent Results Jinho Choi School of EECS GIST September 2017 (VTC-Fall 2017) 1 / 46 Abstract: Non-orthogonal multiple access (NOMA) becomes a key technology in 5G as it can improve

More information

Machine Learning, Midterm Exam

Machine Learning, Midterm Exam 10-601 Machine Learning, Midterm Exam Instructors: Tom Mitchell, Ziv Bar-Joseph Wednesday 12 th December, 2012 There are 9 questions, for a total of 100 points. This exam has 20 pages, make sure you have

More information

Analysis and Synthesis of Weighted-Sum Functions

Analysis and Synthesis of Weighted-Sum Functions Analysis and Synthesis of Weighted-Sum Functions Tsutomu Sasao Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 820-8502, Japan April 28, 2005 Abstract A weighted-sum

More information

Linear & nonlinear classifiers

Linear & nonlinear classifiers Linear & nonlinear classifiers Machine Learning Hamid Beigy Sharif University of Technology Fall 1394 Hamid Beigy (Sharif University of Technology) Linear & nonlinear classifiers Fall 1394 1 / 34 Table

More information

Final Examination CS540-2: Introduction to Artificial Intelligence

Final Examination CS540-2: Introduction to Artificial Intelligence Final Examination CS540-2: Introduction to Artificial Intelligence May 9, 2018 LAST NAME: SOLUTIONS FIRST NAME: Directions 1. This exam contains 33 questions worth a total of 100 points 2. Fill in your

More information

Recipes for the Linear Analysis of EEG and applications

Recipes for the Linear Analysis of EEG and applications Recipes for the Linear Analysis of EEG and applications Paul Sajda Department of Biomedical Engineering Columbia University Can we read the brain non-invasively and in real-time? decoder 1001110 if YES

More information

EECS150 - Digital Design Lecture 26 Error Correction Codes, Linear Feedback Shift Registers (LFSRs)

EECS150 - Digital Design Lecture 26 Error Correction Codes, Linear Feedback Shift Registers (LFSRs) EECS150 - igital esign Lecture 26 Error Correction Codes, Linear Feedback Shift Registers (LFSRs) Nov 21, 2002 John Wawrzynek Fall 2002 EECS150 Lec26-ECC Page 1 Outline Error detection using parity Hamming

More information

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary EECS50 - Digital Design Lecture - Shifters & Counters February 24, 2003 John Wawrzynek Spring 2005 EECS50 - Lec-counters Page Register Summary All registers (this semester) based on Flip-flops: q 3 q 2

More information

Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT)

Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT) RESEARCH ARTICLE OPEN ACCESS Low Power, High Speed Parallel Architecture For Cyclic Convolution Based On Fermat Number Transform (FNT) T.Jyothsna 1 M.Tech, M.Pradeep 2 M.Tech 1 E.C.E department, shri Vishnu

More information

Stochastic Computing: A Design Sciences Approach to Moore s Law

Stochastic Computing: A Design Sciences Approach to Moore s Law Stochastic Computing: A Design Sciences Approach to Moore s Law Naresh Shanbhag Department of Electrical and Computer Engineering Coordinated Science Laboratory University of Illinois at Urbana Champaign

More information

Boosting: Algorithms and Applications

Boosting: Algorithms and Applications Boosting: Algorithms and Applications Lecture 11, ENGN 4522/6520, Statistical Pattern Recognition and Its Applications in Computer Vision ANU 2 nd Semester, 2008 Chunhua Shen, NICTA/RSISE Boosting Definition

More information

XII. PROCESSING AND TRANSMISSION OF INFORMATION

XII. PROCESSING AND TRANSMISSION OF INFORMATION II. PROCESSING AND TRANSMISSION OF INFORMATION Prof. P. Elias E. Ferretti A. J. Osborne Prof. R. M. Fano K. Joannou E. T. Schoen Prof. D. A. Huffman J. B. O'Loughlin F. F. Tung Dr. M. V. Cerrillo L. S.

More information

Bayesian Networks: Construction, Inference, Learning and Causal Interpretation. Volker Tresp Summer 2014

Bayesian Networks: Construction, Inference, Learning and Causal Interpretation. Volker Tresp Summer 2014 Bayesian Networks: Construction, Inference, Learning and Causal Interpretation Volker Tresp Summer 2014 1 Introduction So far we were mostly concerned with supervised learning: we predicted one or several

More information

Logic. Combinational. inputs. outputs. the result. system can

Logic. Combinational. inputs. outputs. the result. system can Digital Electronics Combinational Logic Functions Digital logic circuits can be classified as either combinational or sequential circuits. A combinational circuit is one where the output at any time depends

More information

SINCE the introduction of Arbiter Physically Unclonable

SINCE the introduction of Arbiter Physically Unclonable A Multiplexer based Arbiter PUF Composition with Enhanced Reliability and Security Durga Prasad Sahoo, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, and Phuong Ha Nguyen Abstract Arbiter Physically Unclonable

More information

Area-Time Optimal Adder with Relative Placement Generator

Area-Time Optimal Adder with Relative Placement Generator Area-Time Optimal Adder with Relative Placement Generator Abstract: This paper presents the design of a generator, for the production of area-time-optimal adders. A unique feature of this generator is

More information

Structured Low-Density Parity-Check Codes: Algebraic Constructions

Structured Low-Density Parity-Check Codes: Algebraic Constructions Structured Low-Density Parity-Check Codes: Algebraic Constructions Shu Lin Department of Electrical and Computer Engineering University of California, Davis Davis, California 95616 Email:shulin@ece.ucdavis.edu

More information

COVER SHEET: Problem#: Points

COVER SHEET: Problem#: Points EEL 4712 Midterm 3 Spring 2017 VERSION 1 Name: UFID: Sign here to give permission for your test to be returned in class, where others might see your score: IMPORTANT: Please be neat and write (or draw)

More information

Clock Strategy. VLSI System Design NCKUEE-KJLEE

Clock Strategy. VLSI System Design NCKUEE-KJLEE Clock Strategy Clocked Systems Latch and Flip-flops System timing Clock skew High speed latch design Phase locked loop ynamic logic Multiple phase Clock distribution Clocked Systems Most VLSI systems are

More information

Combinational Logic Trainer Lab Manual

Combinational Logic Trainer Lab Manual Combinational Logic Trainer Lab Manual Control Inputs Microprocessor Data Inputs ff Control Unit '0' Datapath MUX Nextstate Logic State Memory Register Output Logic Control Signals ALU ff Register Status

More information