(DCS/DIT 211) UNIT - II Q3) UNIT - III Q4) N-3039

Size: px
Start display at page:

Download "(DCS/DIT 211) UNIT - II Q3) UNIT - III Q4) N-3039"

Transcription

1 (DCS/DIT 11) Total No. of Questions : 5] [Total No. of Pages : 03 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) COMPUTER SCIENCE & IT (Paper - I) : Mathematics - III Time : 03 Hours Maximum Marks : 75 Answer Question No.1 Compulsory (15 1 = 15) Answer ONE question from each Unit (4 15 = 60) Q1) a) Define even function and given an example. b) State the Dirichlet conditions. c) Define periodic function. d) If f(x) = x in π<x<π, then find the Fourier coefficient a 0 e) Write any two properties of Fourier transforms. f) State the Fourier sine integral. g) Find the Finite Fourier transform of f(x) = x in (o, l) h) State Newton-Raphson iteration formula. i) Define interpolation. j) 1 Show that 1 = E. k) State Newton s divided difference formula. l) State Bessel s interpolation formula. m) State Trapezoidal rule. n) Write thesimpson s 3 1 rule. o) Define numerical differentiation. UNIT - I Q) a) Expand f(x) = x sin x, 0 < x < π as a Fourier series. b) Obtain the half range sine series for e x in 0 < x < 1. c) Find the Fourier series for the function x f ( x) = 1+, x 0 x = 1, 0 x N and deduce that = 8 P.T.O.

2 (DCS/DIT 11) d) Find the complex form of the Fourier series of the periodic function f(x) = cosax, π < x < π. Q3) a) Express the function UNIT - II 1 for x 1 ( x) = 0 for x > 1 f as a Fourier integral. 0 sin cos Hence evaluate d. x b) Find a real root of the equation xe x =, by using Regula falsi method correct to three decimal places. coswx 1+ w c) Using the Fourier integral representation, show that dw = e,( x 0). d) Solve the following equations by Gauss elimination method : x + y + z = 9 ;x 3y + 4z = 13;3x + 4y + 5z= 40. UNIT - III 0 x Q4) a) In the table below the values of y are consecutive terms of a series of which the number 1.6 is the 6th term. Find the tenth term of the series. x : y : b) Use Stirling s formula to find u 3 from the following values : u 6 = , u 5 = , u 30 = 13.57, u 35 = 1.734, u 40 = 1.089, u 45 = c) Using Lagrange s formula, express the function ( x x + 6x 1 1)( x 4)( x 6) of partial fractions. d) For the following values of x and y, find the first derivative at x = 4. x : y : as a sum N-3039

3 1 dx Q5) a) Evaluate x UNIT - IV taking 7 ordinates by applying Simpson s 8 3 rule. (DCS/DIT 11) b) Evaluate y (0.1) correct to four decimal places using Taylor s series method if dy = x + y, y(0) = 1. dx c) Using Runge-Kutta method of order 4, find y(0.) for the equation dy y x =, y(0) = 1. dx y + x Take h = 0.1. ïïï N

4 (DCS/DIT1) Total No. of Questions : 09] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) Computer Science & IT (Paper - II) : BASIC ELECTRONICS Time : 03 Hours Maximum Marks : 75 Answer Question No : 1 Compulsory Answer One question from each unit Q1) a) What is forward resistance of a diode? b) Give the applications of zener diode. c) What is a rectifier? d) Name the three transistor configurations. e) Define α f) List the applications of LED. g) Define an oscillator. h) What is an op-amp? i) Define drift velocity of an electron. j) Define electric field intensity. k) Define electro static deflection sensitivity. l) What is meant by intrinsic semi conductor? m) What is meant by negative feed back? n) What is Virtual ground of an op-amp? UNIT-I Q) a) Explain the function of a zener diode as a regulator. b) Explain the action of a transistor in CE configuration. Q3) a) Explain the function of a transistor in emitter stabilized bias circuit. b) Explain the working of a full wave rectifier. N-3040 P.T.O.

5 UNIT-II (DCS/DIT1) Q4) a) Draw the characteristic of JFET and explain. b) Explain the working of solar cells. Q5) a) Draw the small signal model of FET and explain. b) Draw the neat figure of LED and explain. UNIT-III Q6) a) Explain the working of a colpitts oscillator. b) Discuss the function of a class A amplifier. Q7) a) Draw a Winbridge oscillator and explain its function. b) Explain the working of a class B amplifier. UNIT-IV Q8) a) Explain how an op-amp functions as a differentiator and integrator. b) Explain how IC voltage regulators are used. Q9) a) List the op-amp specifications. b) Explain VCO. XXXX N

6 Answer Question No. 1 Compulsory Answer One question from each unit DCS/DIT13 Total No. of Questions : 9] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) COMPUTER SCIENCE & IT (Paper - III) : Digital Logic Design Time : 03 Hours Maximum Marks : 75 Q1) a) Define minterms and maxterms. [3] b) List the advantages of TTL. [3] c) Define a state table. [] d) What is a flip flop. [1] e) What do you mean by race around condition. [] f) List the applications of registers. [] g) Draw the figure of a JK flip flop. [] Unit - I Q) a) Reduce AB + ABC + ABC + BC using K-map. b) Reduce XY + XY + XY. Q3) a) Realize EX-N using AND logic. b) State and explain De Morgan s theorem. Unit - II Q4) a) Design a adder and explain its function. b) Explain the working of a magnitude comparator. Q5) a) List the features of a Binary parallel adder. b) Write short notes on positive and negative logics. N-3041 P.T.O.

7 Unit - III DCS/DIT13 Q6) a) List the differences between synchronous and asynchronous machines. b) Explain the concept of races and hazards and how do you eliminate them. Q7) a) Design a mod-6 synchronous counter using T flip flops. b) Give a note on state diagrams. Unit - IV Q8) a) Explain the working of left to right shift register. b) Describe with a neat figure the function of a PAL. Q9) a) Explain static and dynamic memories. b) Design a synchronous counter, write the steps required. XXXX N

8 Answer Question No : 1 Compulsory Answer One question from each unit (DCS/DIT14) Total No. of Questions : 09] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) Computer Science & IT (Paper - IV) : DATA STRUCTURES Time : 03 Hours Maximum Marks : 75 Q1) a) Write briefly about singly linked list ADT. b) Write short note on the concept of binary search. c) Compare any two sorting methods in terms of time complexities. d) Describe briefly about AVL trees. e) What are the advantages of double linked list over single linked list? UNIT-I Q) a) Write a program to delete an integer from sorted circular linked list of integers? b) Explain about Abstract Data Types & explain list ADT. Q3) Describe briefly about data structures & explain about any three basic data structures & their operations. UNIT-II Q4) a) Explain linear search and measure its complexity. b) Write briefly about Queue, Queue ADT and explain operations of Queue ADT. Q5) a) Explain in detail about circular queue ADT, explain operations of circular Queue ADT with example. b) Write briefly about Infix, prefix, postfix notations and explain the following with one example. i) Infix to prefix conversion. ii) Infix to postfix conversion. N-304 P.T.O.

9 UNIT-III (DCS/DIT14) Q6) a) Write a program to implement merge sort & analyze its time complexity. b) Sort 5, 30, 16, 4, 9, 1, 7, 5 elements using merge sort. Q7) a) Explain about insertion sort with suitable example? b) Explain briefly about. i) Bucket sort. ii) Shell sort. UNIT-IV Q8) a) Describe about AVL trees & explain operations on AVL trees. b) Describe briefly about Binary search trees & explain how binary tree can be represented. Q9) a) What is splay tree & explain advantages & disadvantages of it? b) Explain insertion & deletion operations on B-trees with example. XXXX N-304

10 (DCS15) Total No. of Questions : 09] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) Computer Science (Paper - V) : OBJECTIVE IENTED PROGRAMMING Time : 03 Hours Maximum Marks : 75 Answer Question No : 1 Compulsory Answer one question from each unit Q1) a) Explain the following concepts of oops. Data abstraction and excapsulation. Dynamic binding. Polymorphism. b) Explain clearly about this pointer. c) What is meant by stream & explain C++ stream classes? d) Write about friend function and virtual function. e) What is meant by generic classes and generic function. UNIT-I Q) a) Explain about different types of operators used in C++. b) Explain about the following. Inline functions. Call by reference. Q3) a) Explain about headers and name spaces. b) Explain about parameterized constructor with example. UNIT-II Q4) a) What is function overloading, explain function overloading with example? b) Differentiate early binding and late binding. Q5) a) What is pointer? Explain declaration and initialization of pointers in C++ with example. b) Explain about the pure virtual functions and abstract types. N-3043 P.T.O.

11 UNIT-III (DCS15) Q6) a) What is the use of new and delete operator? Explain how to invoke these operators. b) How to create our own inserter and extractor and explain it? Q7) a) Explain about file I/O, Binary I/O. b) Explain about the following. Virtual base classes. Asm key word. UNIT-IV Q8) a) What is generic function? Give the advantages of it. b) Explain about RTTI & Casting operators. Q9) What is an exception? How to handle exceptions in C++? XXXX N

12 DCS16 Total No. of Questions : 09] [Total No. of Pages : 01 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) Computer Science (Paper - VI) : ENVIRONMENTAL STUDIES Time : 03 Hours Maximum Marks : 75 Q1) Answer the following short notes. a) Deforestation b) Water logging c) Man induced land slides d) Desert ecosystem e) Nuclear hazards Answer Question No. 1 Compulsory Answer One question from each unit All questions carry equal marks Unit-I Q) Explain the environmental effects of extracting and using mineral resources Q3) State the role of individual in the conservation of natural resources Unit-II Q4) Describe the structure and functions of ecosystem Q5) What are the hot-spots of bio-diversity Q6) Elucidate the impact of thermal pollution Unit-III Q7) Elucidate the control measures to manage solid waste Unit-IV Q8) Bring out the energy problems of urban India Q9) What are the important provisions of wildlife protection act? N-3044 XXXX

13 (DCS 1) Total No. of Questions : 9] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) COMPUTER SCIENCE (Paper - I) : Mathematics - IV Time : 03 Hours Maximum Marks : 75 Answer Question No.1 Compulsory (15 1 = 15) Answer ONE question from each Unit (4 15 = 60) Q1) a) Define Continuity of t(z). b) Write the Cauchy-Riemann equations in Cartesian form. c) Define the Analtic function. d) When do we say that a function is Harmonic. e) State Cauchy s integral formula. f) Define isolated singularity of the analytic function. z z) = ( z + 1)( z + ) ( g) Determine the poles of. f h) State Taylor s theorem for the analytic function f(z). i) State Residue theorem. j) Define singular point. k) State Laurent s series. l) Define simple pole. m) Write the orthogonal property of Bessel function. n) State Rodrigue s formula for legendre polynomial. o) Write the expression for P (x). UNIT - I Q) a) Show that an analytic function with constant real part is constant and an analytic function with constant modulus is also constant. b) Show that the function u = log( x + y ) is harmonic and determine its conjugate. 1 Q3) a) Show that the function xy 1/ is not regular at the origin, although Cauchy-Riemann equations are satisfied at the point. b) If f(z) is an analytic function of z, prove that + Rf ( z) = f ( z). x y N-3045 P.T.O.

14 UNIT - II Q4) a) State and prove Cauchy s integral formula. (DCS 1) b) Find Taylor s expansion of z + 1 f ( z) about the point z = i. z + z = 3 Q5) a) Evaluate c z e ( z + 1) 4 dz, b) Find the Laurent s expansion of where C is the circle z =. UNIT - III Q6) a) State and prove Residue theorem. 7z f ( z) = in the region ( z + 1) z( z ) dθ + cosθ b) Evaluate. 0 Q7) a) Determine the poles of the function z ( z) = ( z 1) ( z + ) f and the residue at each pole. Hence evaluate c f z) dz, ( where c is the circle z =.5. b) Solve in series the equation y + xy + y = 0. UNIT - IV Q8) a) d Show that [ n J ( )] n n = Jn+ 1( x ). dx b) Express J 5 (x) in terms of J 8 (x) and J 1 (x). 1 Q9) Prove that P m 1 0, m n ( x)p n ( x) dx=, m = n. n + 1 ïïï N-3045

15 (DCS ) Total No. of Questions : 9] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) COMPUTER SCIENCE (Paper - II) : Circuit Theory Time : 03 Hours Maximum Marks : 75 Answer Question No.1 Compulsory (15 1 = 15) Answer ONE question from each Unit (4 15 = 60) Q1) a) Define the conservation of charge. b) What is an independent source. c) Give the examples of bilateral elements. d) Define the term, Farad. e) State KCL. f) State the significance of operator j. g) Define form factor. h) Define admittance. i) Draw and notate the power triangle. j) What is Q-factor of a coil. k) Give the relationship between phase and line values in a 3-phase star network. l) Distinguish between 1-φ and 3-φ systems. m) Give the equation of power in a 3-φ star and delta network. n) What is the importance of source transformation. o) What are the features of a series resonant circuit. UNIT - I Q) a) State and explain the Kirchoff s laws. b) A wheatstone bridge has three arms of 10Ω each and one of 11Ω. Find the current in the various arms of the bridge, taking the applied potential as V, the galvanometer resistance of 100Ω and the battery resistance as negligible. Q3) a) Explain briefly the method of solving an electrical circuit using nodal analysis. b) Using Kirchoff s laws, find the current in each branch of the circuit shown in fig. given V 1 = 5V; V = V; R 1 = 3Ω, R = Ω & R 3 = 4Ω N-3046 P.T.O.

16 (DCS ) UNIT - II Q4) a) State and explain Superposition theorem. b) Using Superposition principle, compute the value of current in each branch for the fig. Q5) a) Explain the operation of RLC series circuit with respective phasor diagrams and also derive required equations. b) For the given wave form, calculate the average and rms value. UNIT - III Q6) a) For a π-connected resistive network, compute open circuit Z-parameters. b) Consider a R-L-C series network. Derive the resonance condition for such a network also derive the bandwidth and Q-factor. Q7) Calculate the short-circuit Y-parameters for the given circuit. UNIT - IV Q8) a) What are the advantages of three-phase systems. b) For a delta connected network, derive the relationship between line and phase values with the help of phasor diagram. Q9) a) Explain about the generation of 3-phase voltages. b) Calculate the active and reactive components of voltage in each phase of a delta connected, 4400V, 3-phase system supplying 3500kW at a power factor of ïïï N-3046

17 Answer Question No. 1 Compulsory Answer One question from each unit (DCS3) Total No. of Questions : 09] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) COMPUTER SCIENCE (Paper - III) : Computer Organization Time : 03 Hours Maximum Marks : 75 Q1) a) Write a short note on 4-bit binary incrementer? b) Write about basic computer instruction formats? c) Write about pipeline register. d) List out data transfer instructions. e) Define cache memory. f) What is page fault write briefly? g) Define priority interrupt. h) What do you mean by micro operation & micro program. Unit-I Q) a) Explain logic microoperations. b) Write about different memory reference instructions. Q3) a) Explain shift microoperations. b) Explain about timing & control. Unit-II Q4) a) Explain about control memory. b) Discuss about stack organisation. Q5) a) Discuss in detail the design of control unit. b) Write about : i) Data transfer instructions ii) Data manipulation instructions N-3047 P.T.O.

18 Unit-III (DCS3) Q6) a) Explain division algorithm for fixed-point binary number in signed magnitude representation. b) Explain briefly about virtual memory. Q7) a) Write about decimal multiplication & decimal division operations with flowcharts. b) Explain about memory management hardware. Unit-IV Q8) a) Draw the block diagram of DMA controller. Explain how data is transferred. b) Write in detail about asynchronous data transfer. Q9) a) Write briefly about serial communications. b) Write about Input-output interface. XXXX N

19 (DCS 4) Total No. of Questions : 9] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) Computer Science (Paper - IV) : DISCRETE MATHEMATICAL STRUCTURES Time : 03 Hours Maximum Marks : 75 Answer Question No.1 Compulsory (15 1 = 15) Answer ONE question from each Unit (4 15 = 60) Q1) a) What is tautology? b) What do you mean by compliment of a relation? c) Define Diagraph. d) A = {a, b, c}, B = {b, c, d,}, then how many binary relations can we define from A to B. e) If A = {x x is a +ve integer and 36 x } and B = {3, 5, 6, 7} find B A. f) What do you mean by Fuzzy set? g) How many strings of length 4 can be formed using ACHIEVE. h) Give the truth table for p q. i) What do you mean by inference? j) What is the significance of permutation? k) Define Lattice. l) What is Euler path? m) What is the significance of recurrence? n) State the converse for if you do things right then you are good person. o) Define Hasse diagram. UNIT - I Q) Construct the truth table for the following : (A B) (B C) (A B) (B C) a) ( ) ( ) b) ((A 7B) 7C) ( (B C) (C A) ) Q3) Convert the following sentences into predicate logic statements and verify the conclusion. a) All science courses are Hard b) Engineering courses are interesting c) All Arts courses are Easy d) John likes Easy Courses e) Data structures is an interesting course. f) AEDI is Arts course. Which courses John and Jasmine will take. N-3048 P.T.O.

20 (DCS 4) UNIT - II Q4) a) Prove that n 3 n is divisible by 3 using mathematical induction. b) Discuss about Fuzzy sets. Q5) a) In how many ways 48 articles be distributed among 8 people such that each person gets atleast 6 but not more than 16. b) Discuss various applications using combinations and permutations with and without repetitis in real world. UNIT - III Q6) Explain the following with suitable examples. a) Recurrence relations. b) Functions Q7) Solve the recurrence relation. a) a n 3a n 1 + 6a n = 0 for n and a 0 = 1 a 1 = using generating functions. b) Discuss various methods to find roots. UNIT - IV Q8) a) Find the transitive closure of diagraph whose adjancency matrix is b) Find the n-degree and out degree of vertices of follows diagraph. Q9) a) Explain Lattices and Enumerations. b) Discuss Equivalence relations. ïïï N-3048

21 Answer Question No. 1 Compulsory Answer One question from each unit DCS5 Total No. of Questions : 09] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) COMPUTER SCIENCE (Paper - V) : File Structures Time : 03 Hours Maximum Marks : 75 Q1) a) Explain about extendable hashing? b) Explain about Euler s circuits? c) Explain about seaking? d) Explain merging of files on a disk? e) Write a short notes on binding? UNIT-I Q) Explain in detail deletion and insertion process in extendible hashing with example? Q3) Explain briefly about any two graph algorithms. UNIT-II Q4) Explain all pairs shortest path algorithm with an example. Q5) Explain about the following algorithms: a) Prims algorithm b) Krushkals algorithm UNIT-III Q6) Explain briefly about fundamental file processing operations? Q7) Write about the following : a) disks b) Magnetic tape c) CD-ROM N-3049 P.T.O.

22 UNIT-IV DCS5 Q8) Explain about the following : a) Indexing b) Selective indexes c) Inverted lists Q9) Explain how to processing and the sorting of large files with examples? XXXX N

23 Answer Question No. 1 Compulsory Answer One question from each unit (DCS6) Total No. of Questions : 09] [Total No. of Pages : 0 B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) Computer Science (Paper - VI) : MICROPROCESSS Time : 03 Hours Maximum Marks : 75 Q1) a) What is the difference between an opcode and instruction data [] b) What is a timing diagram [1] c) What are assembler directives [1] d) What is the use of REP prefix [1] e) SHR AX give the output of this instruction [] f) What are the DOS function calls [1] g) What is a linker [1] h) Define a MACRO [1] i) What does G operator perform [] j) What is the function of DAS instruction [] k) What is an Interrupt [1] Unit-I Q) a) Explain the physical address formation in 8086 b) Compare and 8086 microprocessors (or) Q3) a) Give the significance flags in microprocessor b) With an example explain REPEAT-UNTIL implementation. Unit-II Q4) a) What is the role of stack in calling a subroutine and returning from the routine b) List the differences between a macro and a subroutine. (or) Q5) a) Explain all pseudo-ops and operators of 8086 b) Write a program to move a string of data words from offset 000H to offset 3000H the length of the string is OFH N-3050 P.T.O.

24 Unit-III (DCS6) Q6) a) Draw a discuss interrupt structure of 8086 b) Write an ALP for delay of 10 sec (or) Q7) a) Explain the address ports in micro computer systems. b) Give the significance of 8085 interrupts Unit-IV Q8) a) Explain the features of dynamic RAM. b) Discuss briefly the architecture of processor (or) Q9) a) Write short notes on 8087 main coprocessor b) How is data transfer done through DMA XXXX N

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max.

ADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max. II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN SECTION-A (4 X 15 = 60 M) 1. a) List out the Basic Theorems and Properties of Boolean Algebra. Justify with the Proof (15M) b) Explain how 1's complement

More information

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours

More information

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III

B. Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS. Paper - I : Mathematics - III (DEC 11) B. Tech. DEGREE EXAMINATION, MAY - 015 (Examination at the end of Second Year) ELECTRONICS & COMMUNICATIONS Paper - I : Mathematics - III Time : 3 Hours Maximum Marks : 75 Answer question No.1

More information

Tribhuvan University Institute of Science and Technology 2067

Tribhuvan University Institute of Science and Technology 2067 11CSc. MTH. -2067 Tribhuvan University Institute of Science and Technology 2067 Bachelor Level/First Year/ Second Semester/ Science Full Marks: 80 Computer Science and Information Technology Pass Marks:

More information

Total No. of Questions : 5] [Total No. of Pages : 02

Total No. of Questions : 5] [Total No. of Pages : 02 (DEE211) Total No. of Questions : 5] [Total No. of Pages : 02 ELECTRICALS AND ELECTRONICS (Paper - I) : MATHEMATICS - III Answer question No.1 compulsory (15 1 = 15) Answer one question from each unit

More information

Sample Test Paper - I

Sample Test Paper - I Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:

More information

CS/IT OPERATING SYSTEMS

CS/IT OPERATING SYSTEMS CS/IT 5 (CR) Total No. of Questions :09] [Total No. of Pages : 0 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 06 CS/IT OPERATING SYSTEMS. a) System Boot Answer Question No. Compulsory. Answer One Question

More information

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM

UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM UNIVERSITY OF MASSACHUSETTS LOWELL DEPARTMENT OF ELECTRICAL & COMPUTER ENGINEERING SYLLABUS FOR THE DOCTORAL QUALIFYING EXAM Ph.D/D.Eng. Electrical Engineering Option These are the general topics for the

More information

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure. I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient

More information

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering

Reg. No. Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester. Computer Science and Engineering Sp 6 Reg. No. Question Paper Code : 27156 B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2015. Second Semester Computer Science and Engineering CS 6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN (Common

More information

Time: 3hrs Max. Marks: 75 SECTION - A. Answer ALL questions. 4 X 15 =60M

Time: 3hrs Max. Marks: 75 SECTION - A. Answer ALL questions. 4 X 15 =60M I BTech (Common to CSE,IT,ECE & EIE wef 07-8) II Semester CSEINF0 ENGLISH-II (MODEL QUESTION PAPER) SECTION - A Answer ALL questions. 4 X 5 =60M. a) Define Listening Process and explain different types

More information

INSTRUMENTAL ENGINEERING

INSTRUMENTAL ENGINEERING INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section

More information

ELECTRICAL ENGINEERING

ELECTRICAL ENGINEERING ELECTRICAL ENGINEERING Subject Code: EE Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Unit 7 Section B Section C Section D Section E Section F Section G Section H

More information

PGVES ENTRANCE EXAM SYLLABUS Pattern: objective type

PGVES ENTRANCE EXAM SYLLABUS Pattern: objective type SYLLABUS FOR ENTRANCE EXAM FOR PG & PD COURSES PGTD/PGCTE: Work shop Technology, Metrology, Dies & Moulds, and allied.. Design of Machine Members, Material Science, Heat Treatment and Testing, Metrology

More information

Test Code : CSB (Short Answer Type) Junior Research Fellowship (JRF) in Computer Science

Test Code : CSB (Short Answer Type) Junior Research Fellowship (JRF) in Computer Science Test Code : CSB (Short Answer Type) 2016 Junior Research Fellowship (JRF) in Computer Science The CSB test booklet will have two groups as follows: GROUP A A test for all candidates in the basics of computer

More information

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards Page 1 of 1 August 1998 1M-P1 Compare and contrast the real number system and its various subsystems with regard to their structural characteristics. PO 2 PO 3 2.0 Apply mathematics calculations. 2.1 Apply

More information

vidyarthiplus.com vidyarthiplus.com vidyarthiplus.com ANNA UNIVERSITY- COMBATORE B.E./ B.TECH. DEGREE EXAMINATION - JUNE 2009. ELECTRICAL & ELECTONICS ENGG. - FOURTH SEMESTER DIGITAL LOGIC CIRCUITS PART-A

More information

EC/EE DIGITAL ELECTRONICS

EC/EE DIGITAL ELECTRONICS EC/EE 214(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE DIGITAL ELECTRONICS Time: Three Hours 1. a) Define Encoder Answer

More information

Numerical Analysis & Computer Programming

Numerical Analysis & Computer Programming ++++++++++ Numerical Analysis & Computer Programming Previous year Questions from 07 to 99 Ramanasri Institute W E B S I T E : M A T H E M A T I C S O P T I O N A L. C O M C O N T A C T : 8 7 5 0 7 0 6

More information

BTCE19, BTCSE19, BTEE19, BTETE19,BTME19 III SEMESTER B.TECH EXAMINATION, JANUARY-2013 MATHEMATICS III Time: 3 Hours Max. Marks: 75

BTCE19, BTCSE19, BTEE19, BTETE19,BTME19 III SEMESTER B.TECH EXAMINATION, JANUARY-2013 MATHEMATICS III Time: 3 Hours Max. Marks: 75 BTCE9, BTCSE9, BTEE9, BTETE9,BTME9 SEMESTER B.TECH EXAMNATON, JANUARY-03 MATHEMATCS Time: 3 Hours Max. Marks: 75 GROUP A : Answer any three questions. (Question No. is compulsory) u u Q. f log Prove that

More information

M.Sc. DEGREE EXAMINATION, DECEMBER First Year. Physics. Paper I MATHEMATICAL PHYSICS. Answer any FIVE questions.

M.Sc. DEGREE EXAMINATION, DECEMBER First Year. Physics. Paper I MATHEMATICAL PHYSICS. Answer any FIVE questions. (DPHY 01) M.Sc. DEGREE EXAMINATION, DECEMBER 009. Paper I MATHEMATICAL PHYSICS (5 0 = 100) 1. (a) Obtain the series solution for Legendre s differential equation. (b) Evaluate : J ( ) 1.. (a) Starting

More information

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES EC 216(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN

More information

BACHELOR OF COMPUTER APPLICATIONS (BCA) (Revised) Term-End Examination December, 2015 BCS-054 : COMPUTER ORIENTED NUMERICAL TECHNIQUES

BACHELOR OF COMPUTER APPLICATIONS (BCA) (Revised) Term-End Examination December, 2015 BCS-054 : COMPUTER ORIENTED NUMERICAL TECHNIQUES No. of Printed Pages : 5 BCS-054 BACHELOR OF COMPUTER APPLICATIONS (BCA) (Revised) Term-End Examination December, 2015 058b9 BCS-054 : COMPUTER ORIENTED NUMERICAL TECHNIQUES Time : 3 hours Maximum Marks

More information

DE58/DC58 LOGIC DESIGN DEC 2014

DE58/DC58 LOGIC DESIGN DEC 2014 Q.2 a. In a base-5 number system, 3 digit representations is used. Find out (i) Number of distinct quantities that can be represented.(ii) Representation of highest decimal number in base-5. Since, r=5

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept. WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each) Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

More information

EE Branch GATE Paper 2010

EE Branch GATE Paper 2010 Q.1 Q.25 carry one mark each 1. The value of the quantity P, where, is equal to 0 1 e 1/e 2. Divergence of the three-dimensional radial vector field is 3 1/r 3. The period of the signal x(t) = 8 is 0.4

More information

(DPHY 01) M.Sc. DEGREE EXAMINATION, DECEMBER First Year. Physics. Paper I MATHEMATICAL PHYSICS

(DPHY 01) M.Sc. DEGREE EXAMINATION, DECEMBER First Year. Physics. Paper I MATHEMATICAL PHYSICS (DPHY 01) M.Sc. DEGREE EXAMINATION, DECEMBER 011. First Year Physics Paper I MATHEMATICAL PHYSICS Time : Three hours Maximum : 100 marks Answer any FIVE questions. All questions carry equal marks. 1. (a)

More information

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN

DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN DHANALAKSHMI COLLEGE OF ENGINEERING, CHENNAI DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING CS6201 DIGITAL PRINCIPLES AND SYSTEM DESIGN UNIT I : BOOLEAN ALGEBRA AND LOGIC GATES PART - A (2 MARKS) Number

More information

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit. 14ECEI302/EC 212 1. Answer all questions (1X12=12 Marks) a What are the applications of linked list? b Compare singly linked list and doubly linked list. c Define ADT. d What are the basic operations of

More information

Time: 3hrs Max. Marks: 75 SECTION - A. Answer ALL questions. 4 X 15 =60M

Time: 3hrs Max. Marks: 75 SECTION - A. Answer ALL questions. 4 X 15 =60M I BTech (Common to CSE,IT,ECE & EIE wef 07-8) II Semester ECEEIE0 ENGLISH-II (MODEL QUESTION PAPER) SECTION - A Answer ALL questions. 4 X 5 =60M. a) Define Listening Process and explain different types

More information

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function

( c) Give logic symbol, Truth table and circuit diagram for a clocked SR flip-flop. A combinational circuit is defined by the function Question Paper Digital Electronics (EE-204-F) MDU Examination May 2015 1. (a) represent (32)10 in (i) BCD 8421 code (ii) Excess-3 code (iii) ASCII code (b) Design half adder using only NAND gates. ( c)

More information

COMPUTER SCIENCE TRIPOS

COMPUTER SCIENCE TRIPOS CST.2014.2.1 COMPUTER SCIENCE TRIPOS Part IA Tuesday 3 June 2014 1.30 to 4.30 pm COMPUTER SCIENCE Paper 2 Answer one question from each of Sections A, B and C, and two questions from Section D. Submit

More information

B.Tech. Theory Examination (Semester IV) Engineering Mathematics III

B.Tech. Theory Examination (Semester IV) Engineering Mathematics III Solved Question Paper 5-6 B.Tech. Theory Eamination (Semester IV) 5-6 Engineering Mathematics III Time : hours] [Maimum Marks : Section-A. Attempt all questions of this section. Each question carry equal

More information

S. S. Jain Subodh PG (Autonomous) College, Jaipur Department of Mathematics Bachelor of Science (B.Sc. / B.A. Pass Course)

S. S. Jain Subodh PG (Autonomous) College, Jaipur Department of Mathematics Bachelor of Science (B.Sc. / B.A. Pass Course) S. S. Jain Subodh PG (Autonomous) College, Jaipur Department of Mathematics Bachelor of Science (B.Sc. / B.A. Pass Course) Examination Scheme: Semester - I PAPER -I MAT 101: DISCRETE MATHEMATICS 75/66

More information

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS

Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS Department of Electrical & Electronics EE-333 DIGITAL SYSTEMS 1) Given the two binary numbers X = 1010100 and Y = 1000011, perform the subtraction (a) X -Y and (b) Y - X using 2's complements. a) X = 1010100

More information

B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRICALS AND ELECTRONICS. Paper I MATHEMATICS III

B.Tech. DEGREE EXAMINATION, MAY (Examination at the end of Second Year) ELECTRICALS AND ELECTRONICS. Paper I MATHEMATICS III B.Tech. DEGREE EXAMINATION, MAY 01. (DEE 11) Time : Three hours (Examination at the end of Second Year) ELECTRICALS AND ELECTRONICS Paper I MATHEMATICS III Answer Question No. 1 is compulsorily. (15 1

More information

GATE 2010 Electrical Engineering

GATE 2010 Electrical Engineering GATE 2010 Electrical Engineering Q.1 Q.25 carry one mark each 1. The value of the quantity P, where P = xe dx, is equal to (A) 0 (B) 1 (C) e (D) 1/e 2. Divergence of the three-dimensional radial vector

More information

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department Page 1 of 13 COE 202: Digital Logic Design (3-0-3) Term 112 (Spring 2012) Final

More information

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions.

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions. Roll No. Candidate should write his/her Roll No. here. Total No. of Questions : 7 No. of Printed Pages : 8 SEM-2016(02)-I ELECTRICAL ENGINEERING Paper -1 Time : 3 Hours ] [ Total Marks ; 300 Instructions

More information

EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs. Cross-coupled NOR gates

EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs. Cross-coupled NOR gates EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs April 16, 2009 John Wawrzynek Spring 2009 EECS150 - Lec24-blocks Page 1 Cross-coupled NOR gates remember, If both R=0 & S=0, then

More information

(DEE 211) II/IV B.Tech. DEGREE EXAMINATION, JUNE (Examination at the end of First Semester) Electricals and Electronics. Paper I MATHEMATICS III

(DEE 211) II/IV B.Tech. DEGREE EXAMINATION, JUNE (Examination at the end of First Semester) Electricals and Electronics. Paper I MATHEMATICS III (DEE 11) II/IV B.Tech. DEGREE EXAMINATION, JUNE 010. (Examination at the end of First Semester) Time : Three hours Electricals and Electronics Paper I MATHEMATICS III Maximum : 75 marks Answer question

More information

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits. CS211 Computer Architecture Digital Logic l Topics l Transistors (Design & Types) l Logic Gates l Combinational Circuits l K-Maps Figures & Tables borrowed from:! http://www.allaboutcircuits.com/vol_4/index.html!

More information

KINGS COLLEGE OF ENGINEERING Punalkulam

KINGS COLLEGE OF ENGINEERING Punalkulam KINGS COLLEGE OF ENGINEERING Punalkulam 613 303 DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING POWER SYSTEM ANALYSIS QUESTION BANK UNIT I THE POWER SYSTEM AN OVERVIEW AND MODELLING PART A (TWO MARK

More information

Fundamentals of Computer Systems

Fundamentals of Computer Systems Fundamentals of Computer Systems Review for the Final Stephen A. Edwards Columbia University Summer 25 The Final 2 hours 8 problems Closed book Simple calculators are OK, but unnecessary One double-sided

More information

Lecture 10: Synchronous Sequential Circuits Design

Lecture 10: Synchronous Sequential Circuits Design Lecture 0: Synchronous Sequential Circuits Design. General Form Input Combinational Flip-flops Combinational Output Circuit Circuit Clock.. Moore type has outputs dependent only on the state, e.g. ripple

More information

Units (Different systems of units, SI units, fundamental and derived units)

Units (Different systems of units, SI units, fundamental and derived units) Physics: Units & Measurement: Units (Different systems of units, SI units, fundamental and derived units) Dimensional Analysis Precision and significant figures Fundamental measurements in Physics (Vernier

More information

GATE 2014 A Brief Analysis (Based on student test experiences in the stream of CS on 1 st March, Second Session)

GATE 2014 A Brief Analysis (Based on student test experiences in the stream of CS on 1 st March, Second Session) GATE 4 A Brief Analysis (Based on student test experiences in the stream of CS on st March, 4 - Second Session) Section wise analysis of the paper Mark Marks Total No of Questions Engineering Mathematics

More information

SHIVAJI UNIVERSITY, KOLHAPUR

SHIVAJI UNIVERSITY, KOLHAPUR s Seat GROUP III 1. Transistor Series Voltage Regulator With a given rectifier, prepare a regulated power supply, using transistor. Vary output currents changing load resistance. Hence measure output voltages

More information

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE Estd-1984 KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE 641 006 QUESTION BANK UNIT I PART A ISO 9001:2000 Certified 1. Convert (100001110.010) 2 to a decimal number. 2. Find the canonical SOP for the function

More information

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution S.E. Sem. III [ETRX] Digital Circuits and Design Prelim uestion Paper Solution. (a) Static Hazard Static hazards have two cases: static and static. static- hazard exists when the output variable should

More information

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B . (a). (b). (c) S.E. Sem. III [EXTC] igital Electronics Prelim Question Paper Solution ABC ABC ABC ABC ABC ABC ABC ABC = B LHS = ABC ABC ABC ABC ABC ABC ABC ABC But ( ) = = ABC( ) ABC( ) ABC( ) ABC( )

More information

Show that the dual of the exclusive-or is equal to its compliment. 7

Show that the dual of the exclusive-or is equal to its compliment. 7 Darshan Institute of ngineering and Technology, Rajkot, Subject: Digital lectronics (2300) GTU Question ank Unit Group Questions Do as directed : I. Given that (6)0 = (00)x, find the value of x. II. dd

More information

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]

More information

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40 India s No. 1 Institute for GATE, ESE & PSU s GATE - 2019 Online Test Series Instrumentation Engineering (IN) Total No.of Tests: 74 Chapter/Topic wise Tests 40 Subject wise / Multi Subject Grand Tests

More information

Total No. of Questions :09] [Total No. of Pages : 03

Total No. of Questions :09] [Total No. of Pages : 03 EE 4 (RR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, APRIL/MAY- 016 Second Semester ELECTRICAL & ELECTRONICS NETWORK ANALYSIS Time: Three Hours Answer Question

More information

CSC9R6 Computer Design. Practical Digital Logic

CSC9R6 Computer Design. Practical Digital Logic CSC9R6 Computer Design Practical Digital Logic 1 References (for this part of CSC9R6) Hamacher et al: Computer Organization App A. In library Floyd: Digital Fundamentals Ch 1, 3-6, 8-10 web page: www.prenhall.com/floyd/

More information

USHA RAMA COLLEGE OF ENGINEERING & TECHNOLOGY

USHA RAMA COLLEGE OF ENGINEERING & TECHNOLOGY Code No: R007/R0 Set No. I B.Tech I Semester Supplementary Examinations, Feb/Mar 04 MATHEMATICAL METHODS ( Common to Civil Engineering, Electrical & Electronics Engineering, Computer Science & Engineering,

More information

Virtual University of Pakistan

Virtual University of Pakistan Virtual University of Pakistan File Version v.0.0 Prepared For: Final Term Note: Use Table Of Content to view the Topics, In PDF(Portable Document Format) format, you can check Bookmarks menu Disclaimer:

More information

Final Year M.Sc., Degree Examinations

Final Year M.Sc., Degree Examinations QP CODE 569 Page No Final Year MSc, Degree Examinations September / October 5 (Directorate of Distance Education) MATHEMATICS Paper PM 5: DPB 5: COMPLEX ANALYSIS Time: 3hrs] [Max Marks: 7/8 Instructions

More information

University of Guelph School of Engineering ENG 2410 Digital Design Fall There are 7 questions, answer all questions.

University of Guelph School of Engineering ENG 2410 Digital Design Fall There are 7 questions, answer all questions. Final Examination Instructor: Shawki M. Areibi Co-examiner: Medhat Moussa. Location: UOG Date: Wednesday, December 5th, 2007 Time: 8:30-10:30 AM Duration: 2 hours. Type: R Closed Book. Instructions: University

More information

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10)

ELEC Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) ELEC 2200-002 Digital Logic Circuits Fall 2014 Sequential Circuits (Chapter 6) Finite State Machines (Ch. 7-10) Vishwani D. Agrawal James J. Danaher Professor Department of Electrical and Computer Engineering

More information

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary

EECS150 - Digital Design Lecture 11 - Shifters & Counters. Register Summary EECS50 - Digital Design Lecture - Shifters & Counters February 24, 2003 John Wawrzynek Spring 2005 EECS50 - Lec-counters Page Register Summary All registers (this semester) based on Flip-flops: q 3 q 2

More information

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic ENGG 1203 Tutorial_9 - Review Boolean Algebra 1. Combinational & Sequential Logic 2. Computer Systems 3. Electronic Circuits 4. Signals, Systems, and Control Remark : Multiple Choice Questions : ** Check

More information

Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.

Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors. Testability Lecture 6: Logic Simulation Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from the presentation prepared by book authors Slide 1 of 27 Outline What

More information

SE]y[-2017(02)-I ELECTRICAL ENGINEERING. Paper. Please read each of the following instructions carefully before attempting questions.

SE]y[-2017(02)-I ELECTRICAL ENGINEERING. Paper. Please read each of the following instructions carefully before attempting questions. RoU No. 300218 Candidate should write his/her Roll No. here. Total No. of Questions : 7 No. of Printed Pages : 7 SE]y[-2017(02)-I ELECTRICAL ENGINEERING Paper Time : 3 Hours ] [ Total Marks : 300 Instructions

More information

CPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic

CPE/EE 422/522. Chapter 1 - Review of Logic Design Fundamentals. Dr. Rhonda Kay Gaede UAH. 1.1 Combinational Logic CPE/EE 422/522 Chapter - Review of Logic Design Fundamentals Dr. Rhonda Kay Gaede UAH UAH Chapter CPE/EE 422/522. Combinational Logic Combinational Logic has no control inputs. When the inputs to a combinational

More information

Chapter 7. Sequential Circuits Registers, Counters, RAM

Chapter 7. Sequential Circuits Registers, Counters, RAM Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is

More information

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution . (a) (i) ( B C 5) H (A 2 B D) H S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution ( B C 5) H (A 2 B D) H = (FFFF 698) H (ii) (2.3) 4 + (22.3) 4 2 2. 3 2. 3 2 3. 2 (2.3)

More information

Design of Sequential Circuits

Design of Sequential Circuits Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable

More information

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering TIMING ANALYSIS Overview Circuits do not respond instantaneously to input changes

More information

I.E.S-(Conv.)-2005 Values of the following constants may be used wherever Necessary:

I.E.S-(Conv.)-2005 Values of the following constants may be used wherever Necessary: I.E.S-(Conv.)-2005 ELECTRONICS AND TELECOMMUNICATION ENGINEERING PAPER - I Time Allowed: 3 hours Maximum Marks: 200 Candidates should attempt any FIVE questions. Assume suitable data, if found necessary

More information

R13 SET - 1 '' ' '' ''' '' Code No: RT21023

R13 SET - 1 '' ' '' ''' '' Code No: RT21023 Code No: RT103 R13 SET - 1 II B. Tech I Semester Regular Examinations, Jan - 015 BASIC ELECTRONICS AND DEVICES 1. a) Define Mobility b) Explain the operation of Light Emitting Diode. c) Define Load and

More information

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits EE40 Lec 15 Logic Synthesis and Sequential Logic Circuits Prof. Nathan Cheung 10/20/2009 Reading: Hambley Chapters 7.4-7.6 Karnaugh Maps: Read following before reading textbook http://www.facstaff.bucknell.edu/mastascu/elessonshtml/logic/logic3.html

More information

Physics (Theory) There are 30 questions in total. Question Nos. 1 to 8 are very short answer type questions and carry one mark each.

Physics (Theory) There are 30 questions in total. Question Nos. 1 to 8 are very short answer type questions and carry one mark each. Physics (Theory) Time allowed: 3 hours] [Maximum marks:70 General Instructions: (i) All questions are compulsory. (ii) (iii) (iii) (iv) (v) There are 30 questions in total. Question Nos. to 8 are very

More information

b) Derive the generating function for the Hermite s polynomials. 3) Find the necessary and sufficient condition for F(z) to be analytic.

b) Derive the generating function for the Hermite s polynomials. 3) Find the necessary and sufficient condition for F(z) to be analytic. (DPHY 01(NR)) ASSIGNMENT - 1, DEC - 2018. PAPER- I : MATHEMATICAL 1) a)write the Hermite s equation and find its solution. b) Derive the generating function for the Hermite s polynomials. 2) a)write the

More information

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU 534 007 DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING DIGITAL

More information

Chapter 7 Logic Circuits

Chapter 7 Logic Circuits Chapter 7 Logic Circuits Goal. Advantages of digital technology compared to analog technology. 2. Terminology of Digital Circuits. 3. Convert Numbers between Decimal, Binary and Other forms. 5. Binary

More information

EECS150 - Digital Design Lecture 25 Shifters and Counters. Recap

EECS150 - Digital Design Lecture 25 Shifters and Counters. Recap EECS150 - Digital Design Lecture 25 Shifters and Counters Nov. 21, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John

More information

Outline. policies for the first part. with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014

Outline. policies for the first part. with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014 Outline 1 midterm exam on Friday 11 July 2014 policies for the first part 2 questions with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014 Intro

More information

Unit I (Testing of Hypothesis)

Unit I (Testing of Hypothesis) SUBJECT NAME : Statistics and Numerical Methods SUBJECT CODE : MA645 MATERIAL NAME : Part A questions REGULATION : R03 UPDATED ON : November 07 (Upto N/D 07 Q.P) Unit I (Testing of Hypothesis). State level

More information

PHYSICS. Downloaded From: Time Allowed : 3 Hrs. Max. Marks 60

PHYSICS. Downloaded From:   Time Allowed : 3 Hrs. Max. Marks 60 PHYSICS Time Allowed : Hrs. Max. Marks 60 * Candidates are required to give their answers in their own words as far as practicable. * Marks allotted to each question are indicated against it. Special Instructions

More information

B.E. / B.Tech. Degree Examination, April / May 2010 Sixth Semester. Electrical and Electronics Engineering. EE 1352 Power System Analysis

B.E. / B.Tech. Degree Examination, April / May 2010 Sixth Semester. Electrical and Electronics Engineering. EE 1352 Power System Analysis B.E. / B.Tech. Degree Examination, April / May 2010 Sixth Semester Electrical and Electronics Engineering EE 1352 Power System Analysis (Regulation 2008) Time: Three hours Answer all questions Part A (10

More information

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS

SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS SAU1A FUNDAMENTALS OF DIGITAL COMPUTERS Unit : I - V Unit : I Overview Fundamentals of Computers Characteristics of Computers Computer Language Operating Systems Generation of Computers 2 Definition of

More information

Mathematics. B.A./B.Sc. III year. Paper-I. Linear Algebra and Linear Programming

Mathematics. B.A./B.Sc. III year. Paper-I. Linear Algebra and Linear Programming Mathematics B.A./B.Sc. III year Paper-I Linear Algebra and Linear Programming M.M:50 question from both parts (viz. Linear Algebra and Linear Programming). Questions in section C will be of descriptive

More information

per chip (approx) 1 SSI (Small Scale Integration) Up to 99

per chip (approx) 1 SSI (Small Scale Integration) Up to 99 Q.2 a. Classify the integration technology as per the scale of integration. Explain in brief the various steps involved in fabrication of monolithic IC. Scales of Integration (Basic) Various steps involved

More information

Advanced. Engineering Mathematics

Advanced. Engineering Mathematics Advanced Engineering Mathematics A new edition of Further Engineering Mathematics K. A. Stroud Formerly Principal Lecturer Department of Mathematics, Coventry University with additions by Dexter j. Booth

More information

PRE-BOARD EXAMINATION STD : XII MARKS : 150

PRE-BOARD EXAMINATION STD : XII MARKS : 150 PRE-BOARD EXAMINATION STD : XII MARKS : 150 SUB : PHYSICS TIME : 3.00 Hrs I.Choose the correct answer: 30x1=30 1.Which of the following quantities not a scalar? a)electric flux b) electric potential c)

More information

Review for Test 1 : Ch1 5

Review for Test 1 : Ch1 5 Review for Test 1 : Ch1 5 October 5, 2006 Typeset by FoilTEX Positional Numbers 527.46 10 = (5 10 2 )+(2 10 1 )+(7 10 0 )+(4 10 1 )+(6 10 2 ) 527.46 8 = (5 8 2 ) + (2 8 1 ) + (7 8 0 ) + (4 8 1 ) + (6 8

More information

CARIBBEAN EXAMINATIONS COUNCIL

CARIBBEAN EXAMINATIONS COUNCIL CARIBBEAN EXAMINATIONS COUNCIL REPORT ON CANDIDATES WORK IN THE CARIBBEAN ADVANCED PROFICIENCY EXAMINATION MAY/JUNE 2013 ELECTRICAL AND ELECTRONIC TECHNOLOGY Copyright 2013 Caribbean Examinations Council

More information

Conventional Paper I-2010

Conventional Paper I-2010 Conventional Paper I-010 1. (a) Sketch the covalent bonding of Si atoms in a intrinsic Si crystal Illustrate with sketches the formation of bonding in presence of donor and acceptor atoms. Sketch the energy

More information

WEST BENGAL STATE UNIVERSITY B.Sc. Honours PART-II Examinations, 2017

WEST BENGAL STATE UNIVERSITY B.Sc. Honours PART-II Examinations, 2017 WEST BENGAL STATE UNIVERSITY B.Sc. Honours PART-II Examinations, 017 COMPUTER SCIENCE-HONOURS PAPER-CMSA-III Time Allotted: 4 Hours Full Marks: 100 The figures in the margin indicate full marks. Candidates

More information

Digital Electronics Circuits 2017

Digital Electronics Circuits 2017 JSS SCIENCE AND TECHNOLOGY UNIVERSITY Digital Electronics Circuits (EC37L) Lab in-charge: Dr. Shankraiah Course outcomes: After the completion of laboratory the student will be able to, 1. Simplify, design

More information

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2 Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is

More information

BASIC NETWORK ANALYSIS

BASIC NETWORK ANALYSIS SECTION 1 BASIC NETWORK ANALYSIS A. Wayne Galli, Ph.D. Project Engineer Newport News Shipbuilding Series-Parallel dc Network Analysis......................... 1.1 Branch-Current Analysis of a dc Network......................

More information

MATHEMATICAL OBJECTS in

MATHEMATICAL OBJECTS in MATHEMATICAL OBJECTS in Computational Tools in a Unified Object-Oriented Approach Yair Shapira @ CRC Press Taylor & Francis Group Boca Raton London New York CRC Press is an imprint of the Taylor & Francis

More information

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12] Q.1(a) (i) Derive AND gate and OR gate

More information

Chapter wise Theoretical Important Questions in Physics for Class-XII

Chapter wise Theoretical Important Questions in Physics for Class-XII Electrostatics- 1. Derive an expression for the electric field at a point on the axial position of an electric dipole. 2. Derive an expression for the electric field at a point on the equatorial position

More information