UPPAAL tutorial What s inside UPPAAL The UPPAAL input languages

Size: px
Start display at page:

Download "UPPAAL tutorial What s inside UPPAAL The UPPAAL input languages"

Transcription

1 UPPAAL tutorial What s inside UPPAAL The UPPAAL inut languages 1 UPPAAL tool Develoed jointly by Usala & Aalborg University >>8,000 downloads since

2 UPPAAL Tool Simulation Modeling Verification 3 Architecture of UPPAAL Linu, Windows, Solaris, MacOS 4

3 What s inside UPPAAL 5 OUTLINE Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Verification Otions 6 3

4 All Oerations on Zones (needed for verification) Transformation Conjunction Post condition (delay) Reset Consistency Checking Inclusion Emtiness S1 S, S3,..., Sn Si Sj 7 Zones = Conjuctive constraints A zone Z is a conjunctive formula: g 1 & g &... & g n where g i may be i ~ b i or i - j ~b ij Use a zero-clock 0 (constant 0), we have { i - j ~ b ij ~ is < or, i,j n} This can be reresented as a MATRIX, DBM (Difference Bound Matrices) 8 4

5 Datastructures for Zones in UPPAAL -4 Difference Bounded Matrices [Bellman58, Dill89] 1 4 Minimal Constraint Form [RTSS97] Clock Difference Diagrams [CAV99] 9 Canonical Datastructures for Zones Difference Bounded Matrices Bellman 1958, Dill 1989 Inclusion Z1 <=1 y-<= z-y<= z<=9 Grah z y?? Z <= y-<=3 y<=3 z-y<=3 z<=7 Grah z 3 y 10 5

6 Canonical Dastructures for Zones Difference Bounded Matrices Bellman 1958, Dill 1989 Inclusion Z1 Z <=1 y-<= z-y<= z<=9 <= y-<=3 y<=3 z-y<=3 z<=7 Grah Grah z?? y Shortest Path Closure 3 Shortest 3 3 Path 3 y 0 y Closure 7 6 z 3 z z y Z1 Z! 11 Canonical Datastructures for Zones Emtiness Difference Bounded Matrices Bellman 1958, Dill 1989 Z <=1 y>=5 y-<=3 Grah y 3 Negative Cycle iff emty solution set 1 6

7 Canonical Datastructures for Zones Difference Bounded Matrices y Conjunction y Z 1<=, 1<=y -<=-y<=3 Z g 1<=, 1<=y -<=-y<=3 3<= y 3 Add new edge for g y y 3 13 Canonical Dastructures for Zones Difference Bounded Matrices y Delay y Z 1<= <=4 1<= y <=3 Z 1<=, 1<=y -<=-y<= y Shortest Path Closure y 3 Remove uer bounds on clocks y

8 Canonical Datastructures for Zones Difference Bounded Matrices y Reset y Z 1<=, 1<=y -<=-y<=3 {y}z y=0, 1<= y 3 Remove all bounds involving y and set y to y 15 COMPLEXITY Comuting the shortest ath closure, the cannonical form of a zone: O(n 3 ) [Dijkstra s alg.] Run-time comleity, mostly in O(n) (when we kee all zones in cannonical form) 16 8

9 Datastructures for Zones in UPPAAL -4 Difference Bounded Matrices [Bellman58, Dill89] 1 4 Minimal Constraint Form [RTSS97] Clock Difference Diagrams [CAV99] 17 Minimal Grah <=-4-1<=10 3-1<= -3<= 0-1<=3 3-0<= Shortest Path Reduction O(n 3 ) Shortest Path Closure O(n 3 ) (DBM) Sace worst O(n ) ractice O(n) (Minimal grah, a.ka. comact data structure) 18 9

10 Grah Reduction Algorithm G: weighted grah 1. Equivalence classes based on 0-cycles. 19 Grah Reduction Algorithm G: weighted grah 1. Equivalence classes based on 0-cycles.. Grah based on reresentatives. Safe to remove redundant edges 0 10

11 Grah Reduction Algorithm G: weighted grah 1. Equivalence classes based on 0-cycles.. Grah based on reresentatives. Safe to remove redundant edges 3. Shortest Path Reduction = One cycle r. class + Removal of redundant edges between classes 1 Datastructures for Zones in UPPAAL -4 Difference Bounded Matrices [Bellman58, Dill89] 1 4 Minimal Constraint Form [RTSS97] Clock Difference Diagrams [CAV99] 11

12 Other Symbolic Datastructures NDD s Maler et. al. CDD s UPPAAL/CAV99 DDD s Møller, Lichtenberg Polyhedra HyTech... CDD-reresentations 3 Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Verification Otions 4 1

13 Timed CTL in UPPAAL EF AG EG AF - -> q P ::= A.l g c g d not or and imly Process Location (a location in automaton A) Clock constraint redicate over data variables leads to q denotes AG ( imly AF q) 5 Timed CTL in UPPAAL EF AG EG AF - -> q P ::= A.l g c g d not or and imly Process Location (a location in automaton A) Clock constraint redicate over data variables SAFETY PROPERTIES leads to q denotes AG ( imly AF q) 6 13

14 SAFETY Proerties in UPPAAL F ::= EF P AG P Reachability Invariant = EF P Thus, AG P is also checked by reachability analysis! 7 We have a search roblem (n 0,Z 0 ) S, S3... Sn Symbolic state Symbolic transitions T1 T.. Reachable? EF 8 14

15 Forward Reachability Init -> Final? Waiting Final INITIAL := Ø; Waiting := {(n0,z0)} REPEAT - ick (n,z) in Waiting - if for some Z Z (n,z ) in then STOP - else /elore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Init UNTIL Waiting = Ø or Final is in Waiting 9 Forward Reachability Init -> Final? Waiting n,z n,z Final INITIAL := Ø; Waiting := {(n0,z0)} REPEAT - ick (n,z) in Waiting - if for some Z Z (n,z ) in then STOP - else (elore) add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Init UNTIL Waiting = Ø or Final is in Waiting 30 15

16 Forward Reachability Init -> Final? Waiting m,u Final INITIAL := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - ick (n,z) in Waiting - if for some Z Z (n,z ) in then STOP - else /elore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Init UNTIL Waiting = Ø or Final is in Waiting 31 Forward Reachability Init -> Final? Waiting m,u Final INITIAL := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - ick (n,z) in Waiting - if for some Z Z (n,z ) in then STOP - else /elore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Init UNTIL Waiting = Ø or Final is in Waiting 3 16

17 Forward Reachability Init -> Final? Waiting m,u Final INITIAL := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - ick (n,z) in Waiting - if for some Z Z (n,z ) in then STOP - else /elore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Init UNTIL Waiting = Ø or Final is in Waiting 33 Further question Can we find the ath with shortest delay, leading to P? (i.e. a state satisfying P) OBSERVATION: Many scheduling roblems can be hrased naturally as reachability roblems for timed automata

18 Verification vs. Otimization State reachable? Verification Algorithms: Checks a logical roerty of the entire state-sace of a model. Efficient Blind search. Otimization Algorithms: Finds (near) otimal solutions. Uses techniques to avoid nonotimal arts of the state-sace (e.g. Branch and Bound). Goal: solve ot. roblems with verification. Min time of reaching state? OPTIMAL REACHABILITY The maimal and minimal delay roblem 36 18

19 Find the trace leading to P with min delay S 0 There may be a lot of athes leading to P Which one with the shortest delay? 37 Find the trace leading to P with min delay S 0 Idea: delay as Cost to reach a state, thus cost increases with time at rate

20 An Simle Algorithm for minimal-cost reachability State-Sace Eloration + Use of global variable Cost and global clock δ Udate Cost whenever goal state with min( C ) < Cost is found: Cost = δ:= Cost =80 60 δ Cost =60 Terminates when entire state-sace is elored. Problem: The search may never terminate! 39 Eamle (min delay to reach G) m (m,= δ=0) (m, 0, = δ) G :=0,δ:=0 (n,= δ=0) (n, 0,= δ) =10 :=0 X=>0 n G (n,=0, δ=10, δ-=10) (n, 0, δ 10, δ-= 10) (n,=0,=0, δ=0,δ-=0) (n, 0, δ 0, δ-= 0) (n,=0, δ=30,δ-=30) (n, 0, δ 30, δ-= 30) The minimal delay = 0 but the search may never terminate! Problem: How to symbolically reresent the zone C. 40 0

21 Priced-Zone Cost = minimal total time C can be reresented as the zone Z δ, where: Z δ original (ordinary) DBM lus δ clock keeing track of the cost/time. Delay, Reset, Conjunction etc. on Z are the standard DBM-oerations Delay-Cost is incremented by Delay-oeration on Z δ. 41 Priced-Zone δ Cost = min total time C 3 C can be reresented as the zone Z δ, where: Z δ is the original zone Z etended with the global clock δ keeing track of the cost/time. Delay, Reset, Conjunction etc. on C are the standard DBM-oerations C C 1 But inclusion-checking will be different Then: But: C 3 C C 1 C 3 C C 1 4 1

22 Solution: () -widening oeration () removes uer bound on the δ clock: C 3 C C 1 C 3 C C 1 C 1 δ C 3 In the Algorithm: Delay(C ) = ( Delay(C ) ) Reset(,C ) = ( Reset(,C ) ) C 1 g = ( C 1 g ) It is suffices to aly () to the initial state (l 0,C 0 ). C 43 Eamle (widening for Min) δ Z 1 Z Z 1 Z 44

23 Eamle (widening for Min) δ Z + 1 Z + = Widen(Z) Z 1 Z + Z 1 Z Z 45 Eamle (widening for Min) δ Z + 1 Z + = Widen(Z) Z + Z + 1 Z + Z 1 Z! 46 3

24 An Algorithm (Min) Cost:=, Pass := {}, Wait := {(l 0,C 0 )} while Wait {} do select (l,c) from Wait if (l,c) = P and Min(C)<Cost then Cost:= Min(C) if (l,c) (l,c ) for some (l,c ) in Pass then ski otherwise add (l,c) to Pass and forall (m,c ) such that (l,c) (m,c ): add (m,c ) to Wait One-ste reachability relation Return Cost Outut: Cost = the min cost of a found trace satisfying P. 47 Further reading: Priced Timed Automata <3 a {:=0} <3 b y>3 c [Larsen et al] Timed Automata + Costs on transitions and locations. Uniformly Priced = Same cost in all locations (edges may have different costs). Cost of erforming transition: Transition cost. Cost of erforming delay d: ( d location cost ). 48 4

25 Priced Timed Automata <3 a 4 < b y>3 {:=0} Trace: ε(.5) (a,=y=0) (b,=y=0) (b,=y=.5) Cost of Eecution Trace: Sum of costs: = 9 c (a,=0,y=.5) Problem: Finding the minimum cost of reaching c! 49 Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Verification Otions 50 5

26 Timed CTL in UPPAAL EF AG EG AF - -> q P ::= A.l g c g d not or and imly Process Location (a location in automaton A) Clock constraint redicate over data variables LIVENESS PROPERTIES SAFETY PROPERTIES leads to q denotes AG ( imly AF q) 51 LIVENESS Proerties in UPPAAL F ::= EG AF - -> q Possibly always P is equivalent to (: AF : P) Eventually P is equivalent to (: EG : P) P leads to Q is equivalent to AG ( P imly AF Q) 5 6

27 Algorithm for checking AF P Eventually P Bouajjani, Triakis, Yovine 97 On-the-fly symbolic model checking of TCTL 53 Question AF P P will be true for sure in future m 5?? Does this automaton satisfy AF P 54 7

28 Note that AF P P will be true for sure in future m 5 NO!!!! there is a ath: (m, =0) (m,=1)(m,)... (m,=k)... Idling forever in location m 55 Note that AF P P will be true for sure in future m 5 5 This automaton satisfies AF P 56 8

29 Liveness Algorithm Bouajjani, Triakis, Yovine, 97 ST : φ Unelored AF φ S 57 Liveness Algorithm ST : φ Unelored AF φ =? 58 9

30 Liveness Algorithm ST : φ Unelored AF φ 59 Liveness Algorithm ST : φ Unelored AF φ?? 60 30

31 Liveness Algorithm ST : φ Unelored if emty(s) then eit(true) fi AF φ µ?? 61 Liveness Algorithm ST : φ Unelored AF φ 6 31

32 Liveness Algorithm ST : φ Unelored AF φ 63 Liveness Algorithm ST : φ Unelored AF φ 64 3

33 Liveness Algorithm ST : φ Unelored AF φ 65 Liveness Algorithm ST : φ Unelored AF φ 66 33

34 Question: Time bound synthesis AF P P will be true eventually But no time bound is given. Assume AF P is satisfied by an automaton A. Can we calculate the Ma time bound? OBS: we know how to calculate the Min! 67 Assume AF P is satisfied Find the trace leading to P with the ma delay P P S 0 S 0 Almost the same algorithm as for synthesizing Min We need to elore the Green art 68 34

35 An Algorithm (Ma) Cost:=0, Pass := {}, Wait := {(l 0,C 0 )} while Wait {} do select (l,c) from Wait if (l,c) = P and Ma(C)>Cost then Cost:= Ma(C) else if forall (l,c ) in Pass: C C then add (l,c) to Pass forall (m,c ) such that (l,c) (m,c ): add (m,c ) to Wait One-ste reachability relation Return Cost Outut: Cost = the min cost of a found trace satisfying P. BUT: is defined on zones where the lower bound of cost is removed 69 Zone-Widening oeration for Ma δ C 1 C C C

36 Zone-Widening oeration for Ma δ C 1 C C + 1 C + C + 1 C + C 1 C! 71 Inside the UPPAAL tool Data Structures DBM s (Difference Bounds Matrices) Canonical and Minimal Constraints Algorithms Reachability analysis Liveness checking Termination Verification Otions 7 36

37 Verification Otions Diagnostic Trace Breadth-First Deth-First Local Reduction Active-Clock Reduction Global Reduction Re-Use State-Sace Over-Aroimation Under-Aroimation 73 Inactive (assive) Clock Reduction is only active in location S1 :=0 S Definition is inactive at S if on all ath from S, is always reset before being tested. :=0 <5 >

38 Global Reduction (When to store symbolic state) However, list useful for efficiency No Cycles: list not needed for termination 75 Global Reduction [RTSS97] (When to store symbolic state) Cycles: Only symbolic states involving loo-entry oints need to be saved on list 76 38

39 To Store Or Not To Store? [RTSS97,CAV03] 117 states total 81 states entryoint 9 states Time OH less than 10% (need to re-elore some states) 77 Reuse of State Sace Waiting ro A[] ro1 ro1 A[] ro A[] ro3 A[] ro4 A[] ro5... A[] ron Search in eisting list before continuing search Which order to search? 78 39

40 Reuse of State Sace Waiting Hashtable ro1 ro A[] ro1 A[] ro A[] ro3 A[] ro4 A[] ro5... A[] ron Search in eisting list before continuing search Which order to search? 79 Reuse of State Sace Waiting Hashtable ro1 ro A[] ro1 A[] ro A[] ro3 A[] ro4 A[] ro5... A[] ron Search in eisting list before continuing search Which order to search? 80 40

41 Reuse of State Sace Waiting ro A[] ro1 Hashtable ro1 generation order A[] ro A[] ro3 A[] ro4 A[] ro5 REVERSE CREATION. ORDER.. A[] ron Search in eisting list before continuing search Which order to search? 81 Under-aroimation Bitstate Hashing (Holzman,SPIN) Waiting m,u Final n,z n,z Init 8 41

42 Under-aroimation Bitstate Hashing Waiting m,u Final 1 0 = Bitarray n,z 1 0 UPPAAL 8 Mbits Init n,z Hashfunction F Bit-state Hashing (F(n,Z)) = 1 (F(n,Z)) :=

43 Under Aroimation (good for finding Bugs quickly, debugging) Possitive answer is safe (you can trust) You can trust your tool if it tells: a state is reachable (it means Reachable!) Negative answer is Inconclusive You should not trust your tool if it tells: a state is non-reachable Some of the branch may be terminated by conflict (the same hashing value of two states) 85 Over-aroimation Conve Hull y Conve Hull 86 43

44 Over-Aroimation (good for safety roerty-checking) Possitive answer is Inconclusive a state is reachable means Nothing (you should not trust your tool when it says so) Some of the transitions may be enabled by Enlarged zones Negative answer is safe a state is not reachable means Non-reachable (you can trust your tool when it says so) 87 44

Symbolic Real Time Model Checking. Kim G Larsen

Symbolic Real Time Model Checking. Kim G Larsen Smbolic Real Time Model Checking Kim G Larsen Overview Timed Automata Decidabilit Results The UPPAAL Verification Engine Datastructures for zones Liveness Checking Algorithm Abstraction and Compositionalit

More information

Timed Automata lllllllllll Decidability Results

Timed Automata lllllllllll Decidability Results Timed Automata lllllllllll Decidability Results Decidability? a c b OBSTACLE: Uncountably infinite state space Reachable? Stable Quotient Partitioning a c b y y x Reachable? x Stable Quotient Partitioning

More information

Model checking, verification of CTL. One must verify or expel... doubts, and convert them into the certainty of YES [Thomas Carlyle]

Model checking, verification of CTL. One must verify or expel... doubts, and convert them into the certainty of YES [Thomas Carlyle] Chater 5 Model checking, verification of CTL One must verify or exel... doubts, and convert them into the certainty of YES or NO. [Thomas Carlyle] 5. The verification setting Page 66 We introduce linear

More information

Analysis of a Boost Converter Circuit Using Linear Hybrid Automata

Analysis of a Boost Converter Circuit Using Linear Hybrid Automata Analysis of a Boost Converter Circuit Using Linear Hybrid Automata Ulrich Kühne LSV ENS de Cachan, 94235 Cachan Cedex, France, kuehne@lsv.ens-cachan.fr 1 Introduction Boost converter circuits are an important

More information

Approximating min-max k-clustering

Approximating min-max k-clustering Aroximating min-max k-clustering Asaf Levin July 24, 2007 Abstract We consider the roblems of set artitioning into k clusters with minimum total cost and minimum of the maximum cost of a cluster. The cost

More information

Principles. Model (System Requirements) Answer: Model Checker. Specification (System Property) Yes, if the model satisfies the specification

Principles. Model (System Requirements) Answer: Model Checker. Specification (System Property) Yes, if the model satisfies the specification Model Checking Princiles Model (System Requirements) Secification (System Proerty) Model Checker Answer: Yes, if the model satisfies the secification Counterexamle, otherwise Krike Model Krike Structure

More information

Computation Tree Logic

Computation Tree Logic Comutation Tree Logic Finite State Model Checking of Branching Time Logic Kim Guldstrand Larsen BRICS@Aalborg 1 Tool Suort Finite State Systems System Descrition A Reuirement F CTL TOOL Course Objectives:

More information

Feedback-error control

Feedback-error control Chater 4 Feedback-error control 4.1 Introduction This chater exlains the feedback-error (FBE) control scheme originally described by Kawato [, 87, 8]. FBE is a widely used neural network based controller

More information

DRAFT - do not circulate

DRAFT - do not circulate An Introduction to Proofs about Concurrent Programs K. V. S. Prasad (for the course TDA383/DIT390) Deartment of Comuter Science Chalmers University Setember 26, 2016 Rough sketch of notes released since

More information

Convex Analysis and Economic Theory Winter 2018

Convex Analysis and Economic Theory Winter 2018 Division of the Humanities and Social Sciences Ec 181 KC Border Conve Analysis and Economic Theory Winter 2018 Toic 16: Fenchel conjugates 16.1 Conjugate functions Recall from Proosition 14.1.1 that is

More information

Finite-State Verification or Model Checking. Finite State Verification (FSV) or Model Checking

Finite-State Verification or Model Checking. Finite State Verification (FSV) or Model Checking Finite-State Verification or Model Checking Finite State Verification (FSV) or Model Checking Holds the romise of roviding a cost effective way of verifying imortant roerties about a system Not all faults

More information

Timed Automata: Semantics, Algorithms and Tools

Timed Automata: Semantics, Algorithms and Tools Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related work

More information

Radial Basis Function Networks: Algorithms

Radial Basis Function Networks: Algorithms Radial Basis Function Networks: Algorithms Introduction to Neural Networks : Lecture 13 John A. Bullinaria, 2004 1. The RBF Maing 2. The RBF Network Architecture 3. Comutational Power of RBF Networks 4.

More information

Timed Automata. Semantics, Algorithms and Tools. Zhou Huaiyang

Timed Automata. Semantics, Algorithms and Tools. Zhou Huaiyang Timed Automata Semantics, Algorithms and Tools Zhou Huaiyang Agenda } Introduction } Timed Automata } Formal Syntax } Operational Semantics } Verification Problems } Symbolic Semantics & Verification }

More information

Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods

Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Sanjit A. Seshia and Randal E. Bryant Computer Science Department Carnegie Mellon University Verifying Timed Embedded Systems

More information

Outline. CS21 Decidability and Tractability. Regular expressions and FA. Regular expressions and FA. Regular expressions and FA

Outline. CS21 Decidability and Tractability. Regular expressions and FA. Regular expressions and FA. Regular expressions and FA Outline CS21 Decidability and Tractability Lecture 4 January 14, 2019 FA and Regular Exressions Non-regular languages: Puming Lemma Pushdown Automata Context-Free Grammars and Languages January 14, 2019

More information

16. Binary Search Trees

16. Binary Search Trees Dictionary imlementation 16. Binary Search Trees [Ottman/Widmayer, Ka..1, Cormen et al, Ka. 12.1-12.] Hashing: imlementation of dictionaries with exected very fast access times. Disadvantages of hashing:

More information

Modelling Real-Time Systems. Henrik Ejersbo Jensen Aalborg University

Modelling Real-Time Systems. Henrik Ejersbo Jensen Aalborg University Modelling Real-Time Systems Henrik Ejersbo Jensen Aalborg University Hybrid & Real Time Systems Control Theory Plant Continuous sensors actuators Task TaskTask Controller Program Discrete Computer Science

More information

Models for Efficient Timed Verification

Models for Efficient Timed Verification Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model

More information

16. Binary Search Trees

16. Binary Search Trees Dictionary imlementation 16. Binary Search Trees [Ottman/Widmayer, Ka..1, Cormen et al, Ka. 1.1-1.] Hashing: imlementation of dictionaries with exected very fast access times. Disadvantages of hashing:

More information

Control Synthesis of Discrete Manufacturing Systems using Timed Finite Automata

Control Synthesis of Discrete Manufacturing Systems using Timed Finite Automata Control Synthesis of Discrete Manufacturing Systems using Timed Finite utomata JROSLV FOGEL Institute of Informatics Slovak cademy of Sciences ratislav Dúbravská 9, SLOVK REPULIC bstract: - n application

More information

Optimal & Real Time Scheduling. using Model Checking Technology. Kim G. Larsen

Optimal & Real Time Scheduling. using Model Checking Technology. Kim G. Larsen Optimal & Real Time Scheduling using Model Checking Technology Kim G. Larsen AIPS a partial observation New community New faces New techniques April 2002 June 2005 IST-2001-35304 Academic partners: Nijmegen

More information

Chapter 10. Classical Fourier Series

Chapter 10. Classical Fourier Series Math 344, Male ab Manual Chater : Classical Fourier Series Real and Comle Chater. Classical Fourier Series Fourier Series in PS K, Classical Fourier Series in PS K, are aroimations obtained using orthogonal

More information

An introduction to Uppaal and Timed Automata MVP5 1

An introduction to Uppaal and Timed Automata MVP5 1 An introduction to Uppaal and Timed Automata MVP5 1 What is Uppaal? (http://www.uppaal.com/) A simple graphical interface for drawing extended finite state machines (automatons + shared variables A graphical

More information

MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS

MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS TKK Reports in Information and Computer Science Espoo 2008 TKK-ICS-R3 MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS Jussi Lahtinen ABTEKNILLINEN KORKEAKOULU TEKNISKA HÖGSKOLAN HELSINKI UNIVERSITY OF

More information

A Parallel Algorithm for Minimization of Finite Automata

A Parallel Algorithm for Minimization of Finite Automata A Parallel Algorithm for Minimization of Finite Automata B. Ravikumar X. Xiong Deartment of Comuter Science University of Rhode Island Kingston, RI 02881 E-mail: fravi,xiongg@cs.uri.edu Abstract In this

More information

Timed Automata VINO 2011

Timed Automata VINO 2011 Timed Automata VINO 2011 VeriDis Group - LORIA July 18, 2011 Content 1 Introduction 2 Timed Automata 3 Networks of timed automata Motivation Formalism for modeling and verification of real-time systems.

More information

p,egp AFp EFp ... p,agp

p,egp AFp EFp ... p,agp TUESDAY, Session 2 Temoral logic and model checking, cont 1 Branching time and CTL model checking In a branching time temoral logics, we consider not just a single ath through the Krike model, but all

More information

As Soon As Probable. O. Maler, J.-F. Kempf, M. Bozga. March 15, VERIMAG Grenoble, France

As Soon As Probable. O. Maler, J.-F. Kempf, M. Bozga. March 15, VERIMAG Grenoble, France As Soon As Probable O. Maler, J.-F. Kempf, M. Bozga VERIMAG Grenoble, France March 15, 2013 O. Maler, J.-F. Kempf, M. Bozga (VERIMAG Grenoble, France) As Soon As Probable March 15, 2013 1 / 42 Executive

More information

CTL, the branching-time temporal logic

CTL, the branching-time temporal logic CTL, the branching-time temoral logic Cătălin Dima Université Paris-Est Créteil Cătălin Dima (UPEC) CTL 1 / 29 Temoral roerties CNIL Safety, termination, mutual exclusion LTL. Liveness, reactiveness, resonsiveness,

More information

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for? Computer Engineering and Networks Overview Discrete Event Systems Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two circuits

More information

Unit 1 - Computer Arithmetic

Unit 1 - Computer Arithmetic FIXD-POINT (FX) ARITHMTIC Unit 1 - Comuter Arithmetic INTGR NUMBRS n bit number: b n 1 b n 2 b 0 Decimal Value Range of values UNSIGND n 1 SIGND D = b i 2 i D = 2 n 1 b n 1 + b i 2 i n 2 i=0 i=0 [0, 2

More information

Computation Tree Logic (CTL) & Basic Model Checking Algorithms

Computation Tree Logic (CTL) & Basic Model Checking Algorithms Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking

More information

TIMED automata, introduced by Alur and Dill in [3], have

TIMED automata, introduced by Alur and Dill in [3], have 1 Language Inclusion Checking of Timed Automata with Non-Zenoness Xinyu Wang, Jun Sun, Ting Wang, and Shengchao Qin Abstract Given a timed automaton P modeling an implementation and a timed automaton S

More information

Minimum-Cost Reachability for. Priced Timed Automata?

Minimum-Cost Reachability for. Priced Timed Automata? Minimum-Cost Reachability for Priced Timed Automata? Gerd Behrmann 1, Ansgar Fehnker 3, Thomas Hune 2, Kim Larsen 1 Paul Pettersson 4, Judi Romijn 3, and Frits Vaandrager 3 1 Basic Research in Computer

More information

Finding Shortest Hamiltonian Path is in P. Abstract

Finding Shortest Hamiltonian Path is in P. Abstract Finding Shortest Hamiltonian Path is in P Dhananay P. Mehendale Sir Parashurambhau College, Tilak Road, Pune, India bstract The roblem of finding shortest Hamiltonian ath in a eighted comlete grah belongs

More information

ENES 489p. Verification and Validation: Logic and Control Synthesis

ENES 489p. Verification and Validation: Logic and Control Synthesis 11/18/14 1 ENES 489p Verification and Validation: Logic and Control Synthesis Mumu Xu mumu@umd.edu November 18, 2014 Institute for Systems Research Aerospace Engineering University of Maryland, College

More information

SAT based Abstraction-Refinement using ILP and Machine Learning Techniques

SAT based Abstraction-Refinement using ILP and Machine Learning Techniques SAT based Abstraction-Refinement using ILP and Machine Learning Techniques 1 SAT based Abstraction-Refinement using ILP and Machine Learning Techniques Edmund Clarke James Kukula Anubhav Guta Ofer Strichman

More information

Controller Synthesis with UPPAAL-TIGA. Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin

Controller Synthesis with UPPAAL-TIGA. Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin Controller Synthesis with UPPAAL-TIGA Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin Overview Timed Games. Algorithm (CONCUR 05). Strategies. Code generation. Architecture

More information

The Graph Accessibility Problem and the Universality of the Collision CRCW Conflict Resolution Rule

The Graph Accessibility Problem and the Universality of the Collision CRCW Conflict Resolution Rule The Grah Accessibility Problem and the Universality of the Collision CRCW Conflict Resolution Rule STEFAN D. BRUDA Deartment of Comuter Science Bisho s University Lennoxville, Quebec J1M 1Z7 CANADA bruda@cs.ubishos.ca

More information

On Model Checking for Visibly Pushdown Automata

On Model Checking for Visibly Pushdown Automata Japan Institute of Advanced Industrial Science and Technology Research Center for Specification and Verification LATA 2012 On Model Checking for Visibly Pushdown Automata Nguyen Van Tang and Hitoshi Ohsaki

More information

Logic Model Checking

Logic Model Checking Logic Model Checking Lecture Notes 10:18 Caltech 101b.2 January-March 2004 Course Text: The Spin Model Checker: Primer and Reference Manual Addison-Wesley 2003, ISBN 0-321-22862-6, 608 pgs. the assignment

More information

Modelling and control of urban bus networks in dioids algebra

Modelling and control of urban bus networks in dioids algebra Modelling and control of urban bus networks in dioids algebra Laurent Houssin, Sébastien Lahaye, Jean-Louis Boimond To cite this version: Laurent Houssin, Sébastien Lahaye, Jean-Louis Boimond. Modelling

More information

Timed Automata: Semantics, Algorithms and Tools

Timed Automata: Semantics, Algorithms and Tools Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University Email: {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related

More information

TCTL model-checking of Time Petri Nets

TCTL model-checking of Time Petri Nets 1 TCTL model-checking of Time Petri Nets Hanifa Boucheneb 1, Guillaume Gardey 2,3 and Olivier H. Roux 2 Affiliations : 1 : École polytechnique de Montréal, C.P. 6079, succ. Centre-ville Montréal H3C3A7

More information

Discrete abstractions of hybrid systems for verification

Discrete abstractions of hybrid systems for verification Discrete abstractions of hybrid systems for verification George J. Pappas Departments of ESE and CIS University of Pennsylvania pappasg@ee.upenn.edu http://www.seas.upenn.edu/~pappasg DISC Summer School

More information

Part III. for energy minimization

Part III. for energy minimization ICCV 2007 tutorial Part III Message-assing algorithms for energy minimization Vladimir Kolmogorov University College London Message assing ( E ( (,, Iteratively ass messages between nodes... Message udate

More information

Recent results on Timed Systems

Recent results on Timed Systems Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.

More information

CONTROL SYSTEMS, ROBOTICS, AND AUTOMATION Vol. III Stability Theory - Peter C. Müller

CONTROL SYSTEMS, ROBOTICS, AND AUTOMATION Vol. III Stability Theory - Peter C. Müller STABILITY THEORY Peter C. Müller University of Wuertal, Germany Keywords: Asymtotic stability, Eonential stability, Linearization, Linear systems, Lyaunov equation, Lyaunov function, Lyaunov stability,

More information

Lecture 6: Reachability Analysis of Timed and Hybrid Automata

Lecture 6: Reachability Analysis of Timed and Hybrid Automata University of Illinois at Urbana-Champaign Lecture 6: Reachability Analysis of Timed and Hybrid Automata Sayan Mitra Special Classes of Hybrid Automata Timed Automata ß Rectangular Initialized HA Rectangular

More information

Directed Model Checking (not only) for Timed Automata

Directed Model Checking (not only) for Timed Automata Directed Model Checking (not only) for Timed Automata Sebastian Kupferschmid March, 2010 Model Checking Motivation Embedded Systems Omnipresent Safety relevant systems Pentium bug Ariane 5 Errors can be

More information

Temporal Logic Model Checking

Temporal Logic Model Checking 18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University

More information

Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models

Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models Ketan N. Patel, Igor L. Markov and John P. Hayes University of Michigan, Ann Arbor 48109-2122 {knatel,imarkov,jhayes}@eecs.umich.edu

More information

MAP Estimation Algorithms in Computer Vision - Part II

MAP Estimation Algorithms in Computer Vision - Part II MAP Estimation Algorithms in Comuter Vision - Part II M. Pawan Kumar, University of Oford Pushmeet Kohli, Microsoft Research Eamle: Image Segmentation E() = c i i + c ij i (1- j ) i i,j E: {0,1} n R 0

More information

Hybrid systems and computer science a short tutorial

Hybrid systems and computer science a short tutorial Hybrid systems and computer science a short tutorial Eugene Asarin Université Paris 7 - LIAFA SFM 04 - RT, Bertinoro p. 1/4 Introductory equations Hybrid Systems = Discrete+Continuous SFM 04 - RT, Bertinoro

More information

Time(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA

Time(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA Time(d) Petri Net Serge Haddad LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA haddad@lsv.ens-cachan.fr Petri Nets 2016, June 20th 2016 1 Time and Petri Nets 2 Time Petri Net: Syntax and Semantic

More information

IMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata

IMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata ICTAC 09 IMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata Étienne ANDRÉ Laboratoire Spécification et Vérification LSV, ENS de Cachan & CNRS Étienne ANDRÉ (LSV) ICTAC 09

More information

Lecture 4 Model Checking and Logic Synthesis

Lecture 4 Model Checking and Logic Synthesis Lecture 4 Model Checking and Logic Synthesis Nok Wongpiromsarn Richard M. Murray Ufuk Topcu EECI, 18 March 2013 Outline Model checking: what it is, how it works, how it is used Computational complexity

More information

Lecture 2: Symbolic Model Checking With SAT

Lecture 2: Symbolic Model Checking With SAT Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.

More information

An Introduction to Timed Automata

An Introduction to Timed Automata An Introduction to Timed Automata Patricia Bouer LSV CNRS & ENS de Cachan 6, avenue du Président Wilson 943 Cachan France email: bouer@lsv.ens-cachan.fr Introduction Explicit timing constraints are naturall

More information

ABSTRACT MODEL REPAIR

ABSTRACT MODEL REPAIR Logical Methods in Comuter Science Vol. 11(3:11)2015,. 1 43 www.lmcs-online.org Submitted Jul. 2, 2014 Published Se. 17, 2015 ABSTRACT MODEL REPAIR GEORGE CHATZIELEFTHERIOU a, BORZOO BONAKDARPOUR b, PANAGIOTIS

More information

Computer arithmetic. Intensive Computation. Annalisa Massini 2017/2018

Computer arithmetic. Intensive Computation. Annalisa Massini 2017/2018 Comuter arithmetic Intensive Comutation Annalisa Massini 7/8 Intensive Comutation - 7/8 References Comuter Architecture - A Quantitative Aroach Hennessy Patterson Aendix J Intensive Comutation - 7/8 3

More information

ABSTRACT MODEL REPAIR

ABSTRACT MODEL REPAIR ABSTRACT MODEL REPAIR GEORGE CHATZIELEFTHERIOU a, BORZOO BONAKDARPOUR b, PANAGIOTIS KATSAROS c, AND SCOTT A. SMOLKA d a Deartment of Informatics, Aristotle University of Thessaloniki, 54124 Thessaloniki,

More information

PHYS 301 HOMEWORK #9-- SOLUTIONS

PHYS 301 HOMEWORK #9-- SOLUTIONS PHYS 0 HOMEWORK #9-- SOLUTIONS. We are asked to use Dirichlet' s theorem to determine the value of f (x) as defined below at x = 0, ± /, ± f(x) = 0, - < x

More information

Distributed Rule-Based Inference in the Presence of Redundant Information

Distributed Rule-Based Inference in the Presence of Redundant Information istribution Statement : roved for ublic release; distribution is unlimited. istributed Rule-ased Inference in the Presence of Redundant Information June 8, 004 William J. Farrell III Lockheed Martin dvanced

More information

Rasterization: Bresenham s Midpoint Algorithm

Rasterization: Bresenham s Midpoint Algorithm Rasterization: Bresenham s Mioint Algorithm CS4600 Comuter Grahics aate from Rich Riesenfel s slies Fall 05 Rasterization General metho: Use equation for geometr Insert equation for rimitive Derive rasterization

More information

Time and Timed Petri Nets

Time and Timed Petri Nets Time and Timed Petri Nets Serge Haddad LSV ENS Cachan & CNRS & INRIA haddad@lsv.ens-cachan.fr DISC 11, June 9th 2011 1 Time and Petri Nets 2 Timed Models 3 Expressiveness 4 Analysis 1/36 Outline 1 Time

More information

Safety and Liveness Properties

Safety and Liveness Properties Safety and Liveness Properties Lecture #6 of Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling and Verification E-mail: katoen@cs.rwth-aachen.de November 5, 2008 c JPK Overview Lecture

More information

Topic: Lower Bounds on Randomized Algorithms Date: September 22, 2004 Scribe: Srinath Sridhar

Topic: Lower Bounds on Randomized Algorithms Date: September 22, 2004 Scribe: Srinath Sridhar 15-859(M): Randomized Algorithms Lecturer: Anuam Guta Toic: Lower Bounds on Randomized Algorithms Date: Setember 22, 2004 Scribe: Srinath Sridhar 4.1 Introduction In this lecture, we will first consider

More information

State-Space Exploration. Stavros Tripakis University of California, Berkeley

State-Space Exploration. Stavros Tripakis University of California, Berkeley EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2014 State-Space Exploration Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE

More information

Formal Verification Techniques. Riccardo Sisto, Politecnico di Torino

Formal Verification Techniques. Riccardo Sisto, Politecnico di Torino Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)

More information

Algorithmic verification

Algorithmic verification Algorithmic verification Ahmed Rezine IDA, Linköpings Universitet Hösttermin 2018 Outline Overview Model checking Symbolic execution Outline Overview Model checking Symbolic execution Program verification

More information

COMPLEXITY ANALYSIS OF THE PRESBURGER REACHABILITY PROBLEM FOR DISCRETE TIMED AUTOMATA CHENG LI

COMPLEXITY ANALYSIS OF THE PRESBURGER REACHABILITY PROBLEM FOR DISCRETE TIMED AUTOMATA CHENG LI COMPLEXITY ANALYSIS OF THE PRESBURGER REACHABILITY PROBLEM FOR DISCRETE TIMED AUTOMATA By CHENG LI A thesis submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE IN ELECTRICAL

More information

Robust Reachability in Timed Automata: A Game-based Approach

Robust Reachability in Timed Automata: A Game-based Approach Robust Reachability in Timed Automata: A Game-based Approach Patricia Bouyer, Nicolas Markey, and Ocan Sankur LSV, CNRS & ENS Cachan, France. {bouyer,markey,sankur}@lsv.ens-cachan.fr Abstract. Reachability

More information

Numerical Linear Algebra

Numerical Linear Algebra Numerical Linear Algebra Numerous alications in statistics, articularly in the fitting of linear models. Notation and conventions: Elements of a matrix A are denoted by a ij, where i indexes the rows and

More information

Symmetry Reductions. A. Prasad Sistla University Of Illinois at Chicago

Symmetry Reductions. A. Prasad Sistla University Of Illinois at Chicago Symmetry Reductions. A. Prasad Sistla University Of Illinois at Chicago Model-Checking Concurrent PGM Temporal SPEC Model Checker Yes/No Counter Example Approach Build the global state graph Algorithm

More information

Analysis of execution time for parallel algorithm to dertmine if it is worth the effort to code and debug in parallel

Analysis of execution time for parallel algorithm to dertmine if it is worth the effort to code and debug in parallel Performance Analysis Introduction Analysis of execution time for arallel algorithm to dertmine if it is worth the effort to code and debug in arallel Understanding barriers to high erformance and redict

More information

Geometric Constraint Solving in 2D

Geometric Constraint Solving in 2D Universitat Politècnica de Catalunya Deartament de Llenguatges i Sistemes Informàtics PhD Thesis Geometric Constraint Solving in 2D November, 1998 Antoni Soto i Riera Advisor: Robert Joan i Arinyo Contents

More information

Brownian Motion and Random Prime Factorization

Brownian Motion and Random Prime Factorization Brownian Motion and Random Prime Factorization Kendrick Tang June 4, 202 Contents Introduction 2 2 Brownian Motion 2 2. Develoing Brownian Motion.................... 2 2.. Measure Saces and Borel Sigma-Algebras.........

More information

Model Checking & Program Analysis

Model Checking & Program Analysis Model Checking & Program Analysis Markus Müller-Olm Dortmund University Overview Introduction Model Checking Flow Analysis Some Links between MC and FA Conclusion Apology for not giving proper credit to

More information

Bounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39

Bounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:

More information

FAIRNESS FOR INFINITE STATE SYSTEMS

FAIRNESS FOR INFINITE STATE SYSTEMS FAIRNESS FOR INFINITE STATE SYSTEMS Heidy Khlaaf University College London 1 FORMAL VERIFICATION Formal verification is the process of establishing whether a system satisfies some requirements (properties),

More information

Cryptography. Lecture 8. Arpita Patra

Cryptography. Lecture 8. Arpita Patra Crytograhy Lecture 8 Arita Patra Quick Recall and Today s Roadma >> Hash Functions- stands in between ublic and rivate key world >> Key Agreement >> Assumtions in Finite Cyclic grous - DL, CDH, DDH Grous

More information

Homework Set #3 Rates definitions, Channel Coding, Source-Channel coding

Homework Set #3 Rates definitions, Channel Coding, Source-Channel coding Homework Set # Rates definitions, Channel Coding, Source-Channel coding. Rates (a) Channels coding Rate: Assuming you are sending 4 different messages using usages of a channel. What is the rate (in bits

More information

IC3 and Beyond: Incremental, Inductive Verification

IC3 and Beyond: Incremental, Inductive Verification IC3 and Beyond: Incremental, Inductive Verification Aaron R. Bradley ECEE, CU Boulder & Summit Middle School IC3 and Beyond: Incremental, Inductive Verification 1/62 Induction Foundation of verification

More information

Response property checking via distributed state space exploration

Response property checking via distributed state space exploration Response property checking via distributed state space exploration Brad Bingham and Mark Greenstreet {binghamb, mrg}@cs.ubc.ca Department of Computer Science University of British Columbia, Canada October

More information

Proofs, Strings, and Finite Automata. CS154 Chris Pollett Feb 5, 2007.

Proofs, Strings, and Finite Automata. CS154 Chris Pollett Feb 5, 2007. Proofs, Strings, and Finite Automata CS154 Chris Pollett Feb 5, 2007. Outline Proofs and Proof Strategies Strings Finding proofs Example: For every graph G, the sum of the degrees of all the nodes in G

More information

Solved Problems. (a) (b) (c) Figure P4.1 Simple Classification Problems First we draw a line between each set of dark and light data points.

Solved Problems. (a) (b) (c) Figure P4.1 Simple Classification Problems First we draw a line between each set of dark and light data points. Solved Problems Solved Problems P Solve the three simle classification roblems shown in Figure P by drawing a decision boundary Find weight and bias values that result in single-neuron ercetrons with the

More information

Automata-based Verification - III

Automata-based Verification - III COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata

More information

Uniform Law on the Unit Sphere of a Banach Space

Uniform Law on the Unit Sphere of a Banach Space Uniform Law on the Unit Shere of a Banach Sace by Bernard Beauzamy Société de Calcul Mathématique SA Faubourg Saint Honoré 75008 Paris France Setember 008 Abstract We investigate the construction of a

More information

On Line Parameter Estimation of Electric Systems using the Bacterial Foraging Algorithm

On Line Parameter Estimation of Electric Systems using the Bacterial Foraging Algorithm On Line Parameter Estimation of Electric Systems using the Bacterial Foraging Algorithm Gabriel Noriega, José Restreo, Víctor Guzmán, Maribel Giménez and José Aller Universidad Simón Bolívar Valle de Sartenejas,

More information

Chapter 5: Linear Temporal Logic

Chapter 5: Linear Temporal Logic Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.

More information

Opposite-quadrant depth in the plane

Opposite-quadrant depth in the plane Oosite-quadrant deth in the lane Hervé Brönnimann Jonathan Lenchner János Pach Comuter and Information Science, Polytechnic University, Brooklyn, NY 1101, hbr@oly.edu IBM T. J. Watson Research Center,

More information

Partial Order Reductions for Timed Systems

Partial Order Reductions for Timed Systems Partial Order Reductions for Timed Systems Johan Bengtsson 1 Bengt Jonsson 1 Johan Lilius 2 Wang Yi 1 1 Department of Computer Systems, Uppsala University, Sweden. Email: {bengt,johanb,yi}@docs.uu.se 2

More information

Splay Trees. Splay Trees. Splay Trees. Splay Trees

Splay Trees. Splay Trees. Splay Trees. Splay Trees Slay Trees Slay Trees isadvantae of balanced search trees: worst case; no advantae for easy inuts additional memory required comlicated imlementation Slay Trees: + after access, an element is moved to

More information

Figure : An 8 bridge design grid. (a) Run this model using LOQO. What is the otimal comliance? What is the running time?

Figure : An 8 bridge design grid. (a) Run this model using LOQO. What is the otimal comliance? What is the running time? 5.094/SMA53 Systems Otimization: Models and Comutation Assignment 5 (00 o i n ts) Due Aril 7, 004 Some Convex Analysis (0 o i n ts) (a) Given ositive scalars L and E, consider the following set in three-dimensional

More information

Recursive Estimation of the Preisach Density function for a Smart Actuator

Recursive Estimation of the Preisach Density function for a Smart Actuator Recursive Estimation of the Preisach Density function for a Smart Actuator Ram V. Iyer Deartment of Mathematics and Statistics, Texas Tech University, Lubbock, TX 7949-142. ABSTRACT The Preisach oerator

More information

Alternating nonzero automata

Alternating nonzero automata Alternating nonzero automata Application to the satisfiability of CTL [,, P >0, P =1 ] Hugo Gimbert, joint work with Paulin Fournier LaBRI, Université de Bordeaux ANR Stoch-MC 06/07/2017 Control and verification

More information

Alan Bundy. Automated Reasoning LTL Model Checking

Alan Bundy. Automated Reasoning LTL Model Checking Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have

More information