Model checking, verification of CTL. One must verify or expel... doubts, and convert them into the certainty of YES [Thomas Carlyle]

Size: px
Start display at page:

Download "Model checking, verification of CTL. One must verify or expel... doubts, and convert them into the certainty of YES [Thomas Carlyle]"

Transcription

1 Chater 5 Model checking, verification of CTL One must verify or exel... doubts, and convert them into the certainty of YES or NO. [Thomas Carlyle] 5. The verification setting Page 66 We introduce linear and branching time, temoral logics and the basic idea of model checking. 5. Theoretical foundations Page 7 Formal resentation of CTL, Krike structures and model checking. 5.3 Model checking CTL Page 77 The analysis for CTL, examle and otimization. Concets introduced: LTL, CTL, linear and branching time, Krike models, control state reachability, liveness analysis, model checking, ROBDDs. THE BEHAVIOUR of a transition system is its set of runs, or its set of comutations. To verify behaviours, we can consider questions like: Does every comutation (run) of the transition system have a desired roerty X? or Is it true that in no comutation, C is immediately followed by on-ac?. 65

2 66 5. The verification setting Proerties may involve reachability of states. For examle, is there a run leading to deadlock? A deadlocked system can do no more comutation, more formally: Definition 9 The run with is in deadlock if no action is enabled at. We would like to ose more sohisticated questions (other than reachability questions). For examle, we may have qualitative questions like: Every request is eventually served. The sensor signal x is sensed infinitely often. From any stage of the comutation the all clear state can be reached within 3 stes We may also be interested in quantitative questions like: Every request is served within 3 microseconds. The sensor signal x is sensed every milliseconds for ever. From any stage of the comutation the all clear state can be reached within second. An extensional logic is one in which the truth value of a comlex formula can be determined by the truth values of its comonents. By contrast, modal or intensional logics deal with sentences qualified by modal oerators such as could or eventually or must and so on. If the modal oerators refer to time, then we call these logics temoral logics. Consider an assertion like The engine is too hot." The meaning is clear, it does not vary with time, but the truth value of the assertion can vary in time. Sometimes it is true, and sometimes it is false, and it is never true and false simultaneously. Temoral logics are a good mechanism for exressing qualitative temoral roerties of reactive systems. The basic modal oerators are which reresents necessity and its dual which reresents ossibility ( ). The language of modal logic consists of roositional variables, a set of Boolean connectives such as, and the modal oerators.

3 5. The verification setting 67 (a) Transition system 3 (b) Branching time view Figure 5.: Notions of comutation Consider the transition system in Figure 5.(a). A linear time view of the comutations induced by this system is just the set of all runs: A branching time view of the same system is shown in Figure 5.(b), where the temoral order forms a tree which branches into the future. LTL (Linear Temoral Logic) is a modal linear-time temoral logic, built u from a set of roosition variables, logic connectives and the temoral oerators: indicating that must hold in the next state. (or ) indicating that must hold in all the following states.!" (or #$ ) indicating that eventually (finally) must hold somewhere. %'& indicating that has to hold until & holds at the current or a future osition. ()& The dual of %+* & holds until the first state where holds. In LTL, one can encode formulæ about events along a single comutation ath. By contrast, CTL (Comutation Tree Logic) is a modal branching-time temoral logic. The oerators quantify over all ossible future aths from a given state. CTL and LTL are both subsets of a more general temoral logic CTL*. There are exressions in CTL that cannot be exressed in LTL and vice versa. 3 As an examle, consider,.-/ 3, which is an LTL formula reresenting the idea that: for all aths, eventually holds globally (i.e. from then on).,4/ -5,+63 is a 3

4 68 CTL formula reresenting the idea that: for all aths, eventually you get to a state where for all aths holds globally (i.e. from then on). This CTL formula does not reresent the same thing as the original LTL formula, even though at first sight it seems to be similar. A counter-examle is given below in Figure 5.. s t Figure 5.: Counter examle It is fairly easy to see that in the LTL linear time view, all runs that start in state have eventually holding globally. In a linear time view, the ossible (infinite) runs from are: u where means an infinite run of state, and means a finite run of. In both state and state, the roerty holds, so in the linear time view, for state,,.-/ 3. However, let us now consider the branching time view, and the CTL formula,4/ -5,+3. Figure 5.3 has the unfolded branching time view.

5 5. The verification setting 69 Figure 5.3: Unfolded counter examle The CTL formula,4/ -,+63 reresents the idea that: for all aths, eventually you get to a state where for all aths holds globally (i.e. from then on). If you traverse down the left hand sequence in the figure, it does not matter how far you go, you will never get to a state where for all aths holds globally. In other words, this does not reresent the same assertion as the LTL one. CTL formulæ are differentiated from LTL formulæ, because each of the temoral oerators must be receded by a ath quantifier:, (for all aths), and (there exists a ath). Since CTL exressions require every temoral oerator to be receded by a quantifier, and since there are five temoral oerators, and two quantifiers, we have ten base exression tyes.

6 7 The ten base exression tyes may be exressed in terms of just three exressions: : For one comutation ath, roerty holds in the next state; % : For all comutation aths, roerty holds until holds. % : For one comutation ath, roerty holds until holds. We focus here on CTL secifications. The model-checking verification setting may be visualized as in Figure 5.4, where we extract a (state transition) model from a system. Sense Comuter system Plant Model extraction Actuate Model checker: on heat S5 ok S4 S6 C TS S off heat H S off ac S3 on ac ok Semantics Behaviour of TS S YES! U Figure 5.4: Verification setting Proerty (Temoral logic formula φ) Models of φ The meaning that we attach to is that it correctly reresents the behaviour of the system, exressed as the allowable set of runs (or comutations) of the system. A model-checker checks if this behaviour of the system is a subset of the set of runs (or comutations) induced by an arbitrary roerty, returning YES or NO. NO!

7 5. The verification setting 7 P P req,ret grt req,ret grt Arbiter (a) Resource arbiter Rsrc S4 Ret S3 S6 S Req Req Ret S5 S Grt Req Req Grt Ret Figure 5.5: Arbiter for an oerating system Ret Req Grt Grt Req S7 (b) Arbiter transition system Consider the following scenario: We have an arbiter in an oerating system, which is controlling access by two rocesses to a single resource, only allowing one at a time to gain access to the resource. Each rocess can request access to the resource, by (erhas) making a req() call. When the resource is free, the arbiter can grant access by signalling the rocess using the grt() signal. When a rocess no longer needs the resource, it signals the arbiter using the ret() signal. In Figure 5.5(a) we see the arbiter, with Figure 5.5(b) showing a transition system for its correct oeration. When modelling this system, it is imortant to identify suitable atomic roositions relevant to the system. Suitable roositions might be: * : Processes and are idle. In the starting state both rocesses are idle. * : Processes and are waiting for the resource. * : Processes and are using the resource. S

8 7 5. Foundations for CTL model checking The oerator cannot be formalized with an extensional semantics. The Krike semantics is a formal semantics for modal logic systems. - Definition 3 A Krike structure over a set of atomic roositions is a 4- tule, where. is a finite set of states. is a transition relation that must be total 3. is a finite set of atomic roositions 4. is a function which labels each state with the set of atomic roositions true in that state Consider the transition system shown in Figure 5.5(b). The atomic roositions reresent the system s view of the state of the two tasks. They are idle, waiting or using the resource, and we have the following set of atomic roositions: We can convert the transition system into a Krike structure, by writing out $- for each state. The labelling function for each state returns the atomic roositions that are valid in each state. A suitable function is: 5.. The unfolding of " ! When investigating a Krike structure, it is often easier to visualize the unfolded version # / -$ of the structure.

9 % 5. Foundations for CTL model checking 73 TS (K if you ignore the actions) off off ch off on on ch UF(K) Figure 5.6: Unfolding of the TV Krike structure In Figure 5.6 the Krike structure reresents a transition system for the irritable TV viewer. The viewer can switch the TV on and off, and also change channels. As soon as the irritable TV viewer switches to a TV channel that is not worth watching, the TV must be switched off. # / -$ is another Krike structure, equivalent in terms of the ath structure of, but much easier to visualize ossible runs, and to see when a run reeats. Definition 3 The unfolding of a Krike structure, from an identified starting state, is # / -$ -, where. - "! $# &% ' () 6- &% ($# *+#(,- 3. "- $- 5.. CTL and CTL- We define a fragment of CTL, called CTL-, which we use to secify the formulæ defining the roerties to be checked against the Krike structure. When used in this context, such a Krike structure is often called a CTL-model (or just a model), and we will refer to such models as.. The CTL- fragment is sufficient to encode any (traditional) CTL formula. % &%.

10 74 Definition 3 Given a roosition (a finite set of atomic roositions), then is a CTL- formula, and if and are CTL- formulæ, then. is a CTL- formula. is a CTL- formula 3. is a CTL- formula 4..- is a CTL- formula 5., - # is a CTL- formula # is a CTL- formula Formulæ with this syntax can be viewed as a tree. For examle, the formula )- )- +- # could be reresented by the tree in Figure Model checking EX EX Figure 5.7: A CTL- formula shown as a tree Model checking is commonly exressed as a ternary relation - :. The relation is true when the roerty holds in state for a given model.. It is normally defined inductively, with a set of interlocking rules. A labelling algorithm may then be used to establish the set of states satisfying the relation. There are two kinds of roerties that are of interest: EU r

11 5. Foundations for CTL model checking 75. safety: nothing bad will ever haen. liveness: eventually something good will haen (One is like there exists and the other like for all ). The techniques for assessing safety and liveness are different. For examle, in model checking we use Büchiautomata to exress and check liveness, and state-sace enumeration for safety. Safety is about reachability, but with liveness we must consider infinite non-terminating execution, checking for the reachability of certain (control) states, and so an overall goal is to solve a control state reachability roblem. Let us return to the arbiter examle in Figure 5.5(b), and let. be the resulting CTL-model. We can determine whether or not. for the following examle roerties: EF-, AF- and AG-. Given the Krike structure, it is fairly easy to see that:. * leading to a state in which both and are true. (In fact there is no state in which both and are true).. * EF as there is no ath from AF as every ath from and each of these has either or true. 3. * AG as * 5..4 The definition of and * must lead to one of,, or, The model checking relation (In L A TEX, \models) can be read various ways. In. we might say that holds or is satisfied at state.. A ath from one state is a sequence of states such that and 6- for every. The -th element of is -. The model checking relation is defined for each atomic roosition and each CTL- formula, as:

12 # # % % 76. $-. iff it is not the case that.. iff. and.. iff. or.. )- iff - and. (i.e. has a successor state at which holds).,.- # iff for every ath from, for some,. -, and # iff there is a ath from, where for some,. -, and. - Figure 5.8 shows each of the temoral CTL- oerators in an unfolded Krike structure # / -.. UF(M) (a) s UF(M) q s (b) q q UF(M) s (c)!" Figure 5.8: EX, AU and EU in the unfolded Krike structure The table clearly defines the model checking relation for,, # and # in CTL-, but not for the other CTL oerators,,,+ and so on. The following list shows some of the other oerators that can be derived in terms of the three just given. $#. & & For every next state & holds. It is not the case that there exists a next state at which & does not hold. %#. & '&)(+*-, % & There exists a ath. from such that for every /$ : *3. 4/ &. It is not the case that... q

13 5.3 Model checking algorithm for CTL Model checking algorithm for CTL The label field in the Krike structure gives us a mechanism for calculating when a formula satisfies the associated model. in a articular state :.. The model checking rocess has two stes, visualized in Figure 5.9. Sense Comuter system Plant Model extraction Actuate Model checker: on heat S5 ok S4 S6 C TS S off heat H S off ac S3 YES! on ac ok S Ste : Labelled CTL Model Ste : Check state s in Sat( ψ) Figure 5.9: Model checking CTL models Proerty (Temoral logic formula ψ) Firstly, we label each state with the atomic roositions that are true in each state. Secondly, we calculate the sets of states that satisfy the roerty, and if our state is in this set, we can return YES, otherwise NO. We show an algorithm for calculating the satisfaction set for a model, given a formula. This can be calculated using a recursive function (corresonding to a recursive traversal of the structure), which returns the set of states that satisfy a given formula: NO!

14 < 78 set_of_states sat(proerty ) = if then! else case of true: false: : sat : sat+ sat : sat+ sat EX :!" $#% '&( $#% sat +) A U : lf+*--,! sat % sat3./ /'- # &, E U : lf3 -,! sat 4" sat %/ 5 76 # &, ; where 98 reresents the set of successor states of. The last two lines in the function exress the idea that we can calculate the sets of states for,.- # and +- #, by taking the least fix-oint (and hence the function name lf) of functions : and ; (sometimes exressed as the algorithms and = ). What are the functions : and ;? Some investigation will show.< that,.- # -,.-, - # +#, +- # - )- +- # and it seems aroriate to exress these as fix-oints of the corresonding functions :-?> -,.-?>4 +#, ; -@>4 - )-?>4 We can view this as a labelling rocedure for. where we build u extra labels for each state in the model, rogressively uncovering the subformulas of.

15 5.3 Model checking algorithm for CTL 79 In Figure 5., we see the labelled arbiter model, and the states that satisfy )-$ and +- #. S4 u i S3 w i u S6 w S i i S5 w w (a) S w S7 w u S u S4 u i S3 w i u S6 w (b)! Figure 5.: Arbiter model checking 5.3. Examle and otimizations S i i S5 w w - The model checking aroach to verification [CGP99] is to abstract out key elements of the software and to verify just these elements. For efficiency, various otimizations can be made if the elements reduce to binary values. Given the underlying reliance on binary abstractions, it is no surrise that model checking is being used in the analysis of digital electronic circuits, but it has also roved effective in the software domain, in the areas of rotocol analysis, the behaviour of reactive systems, and for checking concurrent systems. It is difficult to find examles convincing enough to demonstrate a technique, but which are small enough to fully describe in a short chater. We choose to use as an examle a simle mutual exclusion rotocol in which two rocesses, and share six (boolean) variables, and co-oerate to ensure mutually exclusive access to a critical section of code. A third rocess monitors the variables and changes a turn variable. The entire system is the arallel comosition of these three rocesses, and is continuous (indicated by the trailing recursive call). Each line of code is considered to be atomic, and we use to reresent, to reresent. S w S7 w u S u

16 + 8 = if then else if then! " else if then " '&( ; # if then %$ ; = if then else if then ) *" else if then " '&( ; if then %$ ; = if * then ) *" else if then! " &-,(.!! / ; + = ; &-,(.!! / ; The secific rotocol is chosen because it only uses boolean variables, simlifying and shortening this resentation. We can reresent a state of this system as a valuation of the relevant variables. The states for this system are listed in Table 5.. State vars vars 3 vars Next state(s) 46587:9 ;=< 4:> >A4B@9 <@? ;=< 4:> >A4B@9 <@? (H I J J I J J J $ J I J I J J J *K *L $ I J J J I J J (M L *N K J J I I J J J (H *O (M I J J J J I J (H *P *L J I J J I J J O *N I J J J I J I *Q H *O J J I J I J J $ *P J I J J J I J Q J I J J I J 'H I J J J J I J I J J J I I J I J I J J I *Q K K J J I I J J I 'M L 'M J J I J I J I *N L I J J I J J I *N Table 5.: States for the comlete system We may also characterize this system using a transition diagram as in Figure 5., where the labels on the transitions relate to the line-numbers of the rogram. >DCFEAG

17 5.3 Model checking algorithm for CTL 8 4 S 3 S S 5 3 S 7 5 S S S 6 6 S 4 S S S S S S3 S4 S5 5 4 Figure 5.: State transition diagram The transition relation may be comactly exressed (using short names for the variables) as the following redicate : 5 Note that the redicate has been ordered to clearly show a correlation with the rogram. The first line corresonds to, the second to and the third to BDD reresentation of transition relation A redicate such as just seen may also be encoded as an ordered binary decision tree (OBDT), in which the levels denote the different variables, and aths through the tree reresent valuations of the transition relation. In Figure 5. we have an OBDT for the exression - -.

18 8 i3 i i i4 i3 i i T T T T T T T F F F F F F F F F Figure 5.: OBDT for - - Note that if we reorder the variables, we get a different decision tree, but this new tree still reresents the redicate. In other words, it is indeendent of the order of the variables. The OBDT does not scale well, but there are otimizations that may be done. An otimization to exloit reetition on OBDTs leads to reduced ordered binary decision diagrams (ROBDDs). i3 i i i4 i3 i i T T T T T T T F F F F F F F F F i i3 i4 i T T T F F F F F F i 3 T i 4 i T F F F i 3 Figure 5.3: ROBDD reduction for - - ROBDDs rovide a canonical form for the OBDTs, but more significantly, similar sub-trees of a OBDT result in the ROBDD merging the two subtrees. Bryant [Bry86] introduced these data structures, showing how such reresentations of functions may be maniulated efficiently. In the aer, fast algorithms for common boolean oerations are described, with comlexities roortional to the sizes of the grahs. The ROBDD otimization for the urose of model checking was first identified by McMillan [McM93], and resulted in significant imrovements in the number of states that could be model-checked. In roblems which exhibit a attern regularity, T i 4 F i T F i 3 T i 4 F i

19 5.4 Summary of toics 83 the ROBDD reresentation can be many orders of magnitude smaller than an equivalent (OBDT or enumerated) reresentation. Modern branching time model checkers all use the ROBDD otimization. 5.4 Summary of toics In this section, we introduced the following toics: Verification setting. Basic setting for the verification roblem. Theoretical foundations. Formal foundations for CTL. Model checking algorithms. Algorithms for checking systems. Examle and otimizations. Using BDDs for CTL model checking.

CTL, the branching-time temporal logic

CTL, the branching-time temporal logic CTL, the branching-time temoral logic Cătălin Dima Université Paris-Est Créteil Cătălin Dima (UPEC) CTL 1 / 29 Temoral roerties CNIL Safety, termination, mutual exclusion LTL. Liveness, reactiveness, resonsiveness,

More information

Principles. Model (System Requirements) Answer: Model Checker. Specification (System Property) Yes, if the model satisfies the specification

Principles. Model (System Requirements) Answer: Model Checker. Specification (System Property) Yes, if the model satisfies the specification Model Checking Princiles Model (System Requirements) Secification (System Proerty) Model Checker Answer: Yes, if the model satisfies the secification Counterexamle, otherwise Krike Model Krike Structure

More information

p,egp AFp EFp ... p,agp

p,egp AFp EFp ... p,agp TUESDAY, Session 2 Temoral logic and model checking, cont 1 Branching time and CTL model checking In a branching time temoral logics, we consider not just a single ath through the Krike model, but all

More information

Computation Tree Logic

Computation Tree Logic Comutation Tree Logic Finite State Model Checking of Branching Time Logic Kim Guldstrand Larsen BRICS@Aalborg 1 Tool Suort Finite State Systems System Descrition A Reuirement F CTL TOOL Course Objectives:

More information

Finite-State Verification or Model Checking. Finite State Verification (FSV) or Model Checking

Finite-State Verification or Model Checking. Finite State Verification (FSV) or Model Checking Finite-State Verification or Model Checking Finite State Verification (FSV) or Model Checking Holds the romise of roviding a cost effective way of verifying imortant roerties about a system Not all faults

More information

Finite State Model Checking

Finite State Model Checking Finite State Model Checking Finite State Model Checking Finite State Systems System Descrition A Requirement F CTL TOOL No! Debugging Information Yes, Prototyes Executable Code Test sequences Tools: visualstate,

More information

DRAFT - do not circulate

DRAFT - do not circulate An Introduction to Proofs about Concurrent Programs K. V. S. Prasad (for the course TDA383/DIT390) Deartment of Comuter Science Chalmers University Setember 26, 2016 Rough sketch of notes released since

More information

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?

Overview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for? Computer Engineering and Networks Overview Discrete Event Systems Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two circuits

More information

Chapter 6: Computation Tree Logic

Chapter 6: Computation Tree Logic Chapter 6: Computation Tree Logic Prof. Ali Movaghar Verification of Reactive Systems Outline We introduce Computation Tree Logic (CTL), a branching temporal logic for specifying system properties. A comparison

More information

Game Specification in the Trias Politica

Game Specification in the Trias Politica Game Secification in the Trias Politica Guido Boella a Leendert van der Torre b a Diartimento di Informatica - Università di Torino - Italy b CWI - Amsterdam - The Netherlands Abstract In this aer we formalize

More information

ABSTRACT MODEL REPAIR

ABSTRACT MODEL REPAIR Logical Methods in Comuter Science Vol. 11(3:11)2015,. 1 43 www.lmcs-online.org Submitted Jul. 2, 2014 Published Se. 17, 2015 ABSTRACT MODEL REPAIR GEORGE CHATZIELEFTHERIOU a, BORZOO BONAKDARPOUR b, PANAGIOTIS

More information

Using BDDs to Decide CTL

Using BDDs to Decide CTL Using BDDs to Decide CTL Will Marrero DePaul University, Chicago, IL 60604, USA wmarrero@cs.deaul.edu Abstract. Comutation Tree Logic (CTL) has been used uite extensively and successfully to reason about

More information

Introduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either

Introduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action

More information

ABSTRACT MODEL REPAIR

ABSTRACT MODEL REPAIR ABSTRACT MODEL REPAIR GEORGE CHATZIELEFTHERIOU a, BORZOO BONAKDARPOUR b, PANAGIOTIS KATSAROS c, AND SCOTT A. SMOLKA d a Deartment of Informatics, Aristotle University of Thessaloniki, 54124 Thessaloniki,

More information

Overview. overview / 357

Overview. overview / 357 Overview overview6.1 Introduction Modelling parallel systems Linear Time Properties Regular Properties Linear Temporal Logic (LTL) Computation Tree Logic syntax and semantics of CTL expressiveness of CTL

More information

Chapter 4: Computation tree logic

Chapter 4: Computation tree logic INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification

More information

Model for reactive systems/software

Model for reactive systems/software Temporal Logics CS 5219 Abhik Roychoudhury National University of Singapore The big picture Software/ Sys. to be built (Dream) Properties to Satisfy (caution) Today s lecture System Model (Rough Idea)

More information

RANDOM WALKS AND PERCOLATION: AN ANALYSIS OF CURRENT RESEARCH ON MODELING NATURAL PROCESSES

RANDOM WALKS AND PERCOLATION: AN ANALYSIS OF CURRENT RESEARCH ON MODELING NATURAL PROCESSES RANDOM WALKS AND PERCOLATION: AN ANALYSIS OF CURRENT RESEARCH ON MODELING NATURAL PROCESSES AARON ZWIEBACH Abstract. In this aer we will analyze research that has been recently done in the field of discrete

More information

Finite-State Model Checking

Finite-State Model Checking EECS 219C: Computer-Aided Verification Intro. to Model Checking: Models and Properties Sanjit A. Seshia EECS, UC Berkeley Finite-State Model Checking G(p X q) Temporal logic q p FSM Model Checker Yes,

More information

Memoryfull Branching-Time Logic

Memoryfull Branching-Time Logic Memoryfull Branching-Time Logic Orna Kuferman 1 and Moshe Y. Vardi 2 1 Hebrew University, School of Engineering and Comuter Science, Jerusalem 91904, Israel Email: orna@cs.huji.ac.il, URL: htt://www.cs.huji.ac.il/

More information

Model Checking with CTL. Presented by Jason Simas

Model Checking with CTL. Presented by Jason Simas Model Checking with CTL Presented by Jason Simas Model Checking with CTL Based Upon: Logic in Computer Science. Huth and Ryan. 2000. (148-215) Model Checking. Clarke, Grumberg and Peled. 1999. (1-26) Content

More information

MODEL CHECKING. Arie Gurfinkel

MODEL CHECKING. Arie Gurfinkel 1 MODEL CHECKING Arie Gurfinkel 2 Overview Kripke structures as models of computation CTL, LTL and property patterns CTL model-checking and counterexample generation State of the Art Model-Checkers 3 SW/HW

More information

Approximating min-max k-clustering

Approximating min-max k-clustering Aroximating min-max k-clustering Asaf Levin July 24, 2007 Abstract We consider the roblems of set artitioning into k clusters with minimum total cost and minimum of the maximum cost of a cluster. The cost

More information

Model Checking I. What are LTL and CTL? dack. and. dreq. and. q0bar

Model Checking I. What are LTL and CTL? dack. and. dreq. and. q0bar Model Checking I What are LTL and CTL? q0 or and dack dreq q0bar and 1 View circuit as a transition system (dreq, q0, dack) (dreq, q0, dack ) q0 = dreq and dack = dreq & (q0 + ( q0 & dack)) q0 or and D

More information

Verification. Arijit Mondal. Dept. of Computer Science & Engineering Indian Institute of Technology Patna

Verification. Arijit Mondal. Dept. of Computer Science & Engineering Indian Institute of Technology Patna IIT Patna 1 Verification Arijit Mondal Dept. of Computer Science & Engineering Indian Institute of Technology Patna arijit@iitp.ac.in Introduction The goal of verification To ensure 100% correct in functionality

More information

SAT based Abstraction-Refinement using ILP and Machine Learning Techniques

SAT based Abstraction-Refinement using ILP and Machine Learning Techniques SAT based Abstraction-Refinement using ILP and Machine Learning Techniques 1 SAT based Abstraction-Refinement using ILP and Machine Learning Techniques Edmund Clarke James Kukula Anubhav Guta Ofer Strichman

More information

Computation Tree Logic

Computation Tree Logic Computation Tree Logic Computation tree logic (CTL) is a branching-time logic that includes the propositional connectives as well as temporal connectives AX, EX, AU, EU, AG, EG, AF, and EF. The syntax

More information

Model Checking: An Introduction

Model Checking: An Introduction Model Checking: An Introduction Meeting 3, CSCI 5535, Spring 2013 Announcements Homework 0 ( Preliminaries ) out, due Friday Saturday This Week Dive into research motivating CSCI 5535 Next Week Begin foundations

More information

MATH 2710: NOTES FOR ANALYSIS

MATH 2710: NOTES FOR ANALYSIS MATH 270: NOTES FOR ANALYSIS The main ideas we will learn from analysis center around the idea of a limit. Limits occurs in several settings. We will start with finite limits of sequences, then cover infinite

More information

Statics and dynamics: some elementary concepts

Statics and dynamics: some elementary concepts 1 Statics and dynamics: some elementary concets Dynamics is the study of the movement through time of variables such as heartbeat, temerature, secies oulation, voltage, roduction, emloyment, rices and

More information

John Weatherwax. Analysis of Parallel Depth First Search Algorithms

John Weatherwax. Analysis of Parallel Depth First Search Algorithms Sulementary Discussions and Solutions to Selected Problems in: Introduction to Parallel Comuting by Viin Kumar, Ananth Grama, Anshul Guta, & George Karyis John Weatherwax Chater 8 Analysis of Parallel

More information

Finding Shortest Hamiltonian Path is in P. Abstract

Finding Shortest Hamiltonian Path is in P. Abstract Finding Shortest Hamiltonian Path is in P Dhananay P. Mehendale Sir Parashurambhau College, Tilak Road, Pune, India bstract The roblem of finding shortest Hamiltonian ath in a eighted comlete grah belongs

More information

A Social Welfare Optimal Sequential Allocation Procedure

A Social Welfare Optimal Sequential Allocation Procedure A Social Welfare Otimal Sequential Allocation Procedure Thomas Kalinowsi Universität Rostoc, Germany Nina Narodytsa and Toby Walsh NICTA and UNSW, Australia May 2, 201 Abstract We consider a simle sequential

More information

A Reduction Theorem for the Verification of Round-Based Distributed Algorithms

A Reduction Theorem for the Verification of Round-Based Distributed Algorithms A Reduction Theorem for the Verification of Round-Based Distributed Algorithms Mouna Chaouch-Saad 1, Bernadette Charron-Bost 2, and Stehan Merz 3 1 Faculté des Sciences, Tunis, Tunisia, Mouna.Saad@fst.rnu.tn

More information

Distributed Maximality based CTL Model Checking

Distributed Maximality based CTL Model Checking IJCSI International Journal of Comuter Science Issues Vol 7 Issue No ay ISSN Onlin: 694-784 ISSN Print: 694-84 Distributed aximality based CTL odel Checking Djamel Eddine Saidouni ine EL Abidine Bouneb

More information

Feedback-error control

Feedback-error control Chater 4 Feedback-error control 4.1 Introduction This chater exlains the feedback-error (FBE) control scheme originally described by Kawato [, 87, 8]. FBE is a widely used neural network based controller

More information

Guest lecturer: Prof. Mark Reynolds, The University of Western Australia

Guest lecturer: Prof. Mark Reynolds, The University of Western Australia Università degli studi di Udine Corso per il dottorato di ricerca: Temporal Logics: Satisfiability Checking, Model Checking, and Synthesis January 2017 Lecture 01, Part 02: Temporal Logics Guest lecturer:

More information

Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models

Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models Evaluating Circuit Reliability Under Probabilistic Gate-Level Fault Models Ketan N. Patel, Igor L. Markov and John P. Hayes University of Michigan, Ann Arbor 48109-2122 {knatel,imarkov,jhayes}@eecs.umich.edu

More information

MODELING THE RELIABILITY OF C4ISR SYSTEMS HARDWARE/SOFTWARE COMPONENTS USING AN IMPROVED MARKOV MODEL

MODELING THE RELIABILITY OF C4ISR SYSTEMS HARDWARE/SOFTWARE COMPONENTS USING AN IMPROVED MARKOV MODEL Technical Sciences and Alied Mathematics MODELING THE RELIABILITY OF CISR SYSTEMS HARDWARE/SOFTWARE COMPONENTS USING AN IMPROVED MARKOV MODEL Cezar VASILESCU Regional Deartment of Defense Resources Management

More information

Introduction to Probability and Statistics

Introduction to Probability and Statistics Introduction to Probability and Statistics Chater 8 Ammar M. Sarhan, asarhan@mathstat.dal.ca Deartment of Mathematics and Statistics, Dalhousie University Fall Semester 28 Chater 8 Tests of Hyotheses Based

More information

Convex Optimization methods for Computing Channel Capacity

Convex Optimization methods for Computing Channel Capacity Convex Otimization methods for Comuting Channel Caacity Abhishek Sinha Laboratory for Information and Decision Systems (LIDS), MIT sinhaa@mit.edu May 15, 2014 We consider a classical comutational roblem

More information

Model Checking I. What are LTL and CTL? dack. and. dreq. and. q0bar

Model Checking I. What are LTL and CTL? dack. and. dreq. and. q0bar Model Checking I What are LTL and CTL? and dack q0 or D dreq D q0bar and 1 View circuit as a transition system (dreq, q0, dack) (dreq, q0, dack ) q0 = dreq dack = dreq and (q0 or (not q0 and dack)) q0

More information

Topic: Lower Bounds on Randomized Algorithms Date: September 22, 2004 Scribe: Srinath Sridhar

Topic: Lower Bounds on Randomized Algorithms Date: September 22, 2004 Scribe: Srinath Sridhar 15-859(M): Randomized Algorithms Lecturer: Anuam Guta Toic: Lower Bounds on Randomized Algorithms Date: Setember 22, 2004 Scribe: Srinath Sridhar 4.1 Introduction In this lecture, we will first consider

More information

Periodic scheduling 05/06/

Periodic scheduling 05/06/ Periodic scheduling T T or eriodic scheduling, the best that we can do is to design an algorithm which will always find a schedule if one exists. A scheduler is defined to be otimal iff it will find a

More information

Computation Tree Logic

Computation Tree Logic Computation Tree Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE,

More information

Computation Tree Logic (CTL) & Basic Model Checking Algorithms

Computation Tree Logic (CTL) & Basic Model Checking Algorithms Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking

More information

Chapter 5: Linear Temporal Logic

Chapter 5: Linear Temporal Logic Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.

More information

On Line Parameter Estimation of Electric Systems using the Bacterial Foraging Algorithm

On Line Parameter Estimation of Electric Systems using the Bacterial Foraging Algorithm On Line Parameter Estimation of Electric Systems using the Bacterial Foraging Algorithm Gabriel Noriega, José Restreo, Víctor Guzmán, Maribel Giménez and José Aller Universidad Simón Bolívar Valle de Sartenejas,

More information

Blame, coercion, and threesomes: Together again for the first time

Blame, coercion, and threesomes: Together again for the first time Blame, coercion, and threesomes: Together again for the first time Draft, 19 October 2014 Jeremy Siek Indiana University jsiek@indiana.edu Peter Thiemann Universität Freiburg thiemann@informatik.uni-freiburg.de

More information

Sets of Real Numbers

Sets of Real Numbers Chater 4 Sets of Real Numbers 4. The Integers Z and their Proerties In our revious discussions about sets and functions the set of integers Z served as a key examle. Its ubiquitousness comes from the fact

More information

LTL and CTL. Lecture Notes by Dhananjay Raju

LTL and CTL. Lecture Notes by Dhananjay Raju LTL and CTL Lecture Notes by Dhananjay Raju draju@cs.utexas.edu 1 Linear Temporal Logic: LTL Temporal logics are a convenient way to formalise and verify properties of reactive systems. LTL is an infinite

More information

Introduction to Model Checking. Debdeep Mukhopadhyay IIT Madras

Introduction to Model Checking. Debdeep Mukhopadhyay IIT Madras Introduction to Model Checking Debdeep Mukhopadhyay IIT Madras How good can you fight bugs? Comprising of three parts Formal Verification techniques consist of three parts: 1. A framework for modeling

More information

CMSC 425: Lecture 4 Geometry and Geometric Programming

CMSC 425: Lecture 4 Geometry and Geometric Programming CMSC 425: Lecture 4 Geometry and Geometric Programming Geometry for Game Programming and Grahics: For the next few lectures, we will discuss some of the basic elements of geometry. There are many areas

More information

Abstractions and Decision Procedures for Effective Software Model Checking

Abstractions and Decision Procedures for Effective Software Model Checking Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture

More information

Proof Nets and Boolean Circuits

Proof Nets and Boolean Circuits Proof Nets and Boolean Circuits Kazushige Terui terui@nii.ac.j National Institute of Informatics, Tokyo 14/07/04, Turku.1/44 Motivation (1) Proofs-as-Programs (Curry-Howard) corresondence: Proofs = Programs

More information

Dialectical Theory for Multi-Agent Assumption-based Planning

Dialectical Theory for Multi-Agent Assumption-based Planning Dialectical Theory for Multi-Agent Assumtion-based Planning Damien Pellier, Humbert Fiorino Laboratoire Leibniz, 46 avenue Félix Viallet F-38000 Grenboble, France {Damien.Pellier,Humbert.Fiorino}.imag.fr

More information

Automata-Theoretic Model Checking of Reactive Systems

Automata-Theoretic Model Checking of Reactive Systems Automata-Theoretic Model Checking of Reactive Systems Radu Iosif Verimag/CNRS (Grenoble, France) Thanks to Tom Henzinger (IST, Austria), Barbara Jobstmann (CNRS, Grenoble) and Doron Peled (Bar-Ilan University,

More information

Lilian Markenzon 1, Nair Maria Maia de Abreu 2* and Luciana Lee 3

Lilian Markenzon 1, Nair Maria Maia de Abreu 2* and Luciana Lee 3 Pesquisa Oeracional (2013) 33(1): 123-132 2013 Brazilian Oerations Research Society Printed version ISSN 0101-7438 / Online version ISSN 1678-5142 www.scielo.br/oe SOME RESULTS ABOUT THE CONNECTIVITY OF

More information

CSE 599d - Quantum Computing When Quantum Computers Fall Apart

CSE 599d - Quantum Computing When Quantum Computers Fall Apart CSE 599d - Quantum Comuting When Quantum Comuters Fall Aart Dave Bacon Deartment of Comuter Science & Engineering, University of Washington In this lecture we are going to begin discussing what haens to

More information

Lecture 16: Computation Tree Logic (CTL)

Lecture 16: Computation Tree Logic (CTL) Lecture 16: Computation Tree Logic (CTL) 1 Programme for the upcoming lectures Introducing CTL Basic Algorithms for CTL CTL and Fairness; computing strongly connected components Basic Decision Diagrams

More information

Verification Using Temporal Logic

Verification Using Temporal Logic CMSC 630 February 25, 2015 1 Verification Using Temporal Logic Sources: E.M. Clarke, O. Grumberg and D. Peled. Model Checking. MIT Press, Cambridge, 2000. E.A. Emerson. Temporal and Modal Logic. Chapter

More information

Model Checking. Boris Feigin March 9, University College London

Model Checking. Boris Feigin March 9, University College London b.feigin@cs.ucl.ac.uk University College London March 9, 2005 Outline 1 2 Techniques Symbolic 3 Software 4 Vs. Deductive Verification Summary Further Reading In a nutshell... Model checking is a collection

More information

Topic 7: Using identity types

Topic 7: Using identity types Toic 7: Using identity tyes June 10, 2014 Now we would like to learn how to use identity tyes and how to do some actual mathematics with them. By now we have essentially introduced all inference rules

More information

CSE 311 Lecture 02: Logic, Equivalence, and Circuits. Emina Torlak and Kevin Zatloukal

CSE 311 Lecture 02: Logic, Equivalence, and Circuits. Emina Torlak and Kevin Zatloukal CSE 311 Lecture 02: Logic, Equivalence, and Circuits Emina Torlak and Kevin Zatloukal 1 Toics Proositional logic A brief review of Lecture 01. Classifying comound roositions Converse, contraositive, and

More information

Pretest (Optional) Use as an additional pacing tool to guide instruction. August 21

Pretest (Optional) Use as an additional pacing tool to guide instruction. August 21 Trimester 1 Pretest (Otional) Use as an additional acing tool to guide instruction. August 21 Beyond the Basic Facts In Trimester 1, Grade 8 focus on multilication. Daily Unit 1: Rational vs. Irrational

More information

Temporal Logic Model Checking

Temporal Logic Model Checking 18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University

More information

On the Chvatál-Complexity of Knapsack Problems

On the Chvatál-Complexity of Knapsack Problems R u t c o r Research R e o r t On the Chvatál-Comlexity of Knasack Problems Gergely Kovács a Béla Vizvári b RRR 5-08, October 008 RUTCOR Rutgers Center for Oerations Research Rutgers University 640 Bartholomew

More information

Outline. Markov Chains and Markov Models. Outline. Markov Chains. Markov Chains Definitions Huizhen Yu

Outline. Markov Chains and Markov Models. Outline. Markov Chains. Markov Chains Definitions Huizhen Yu and Markov Models Huizhen Yu janey.yu@cs.helsinki.fi Det. Comuter Science, Univ. of Helsinki Some Proerties of Probabilistic Models, Sring, 200 Huizhen Yu (U.H.) and Markov Models Jan. 2 / 32 Huizhen Yu

More information

Model Checking. Temporal Logic. Fifth International Symposium in Programming, volume. of concurrent systems in CESAR. In Proceedings of the

Model Checking. Temporal Logic. Fifth International Symposium in Programming, volume. of concurrent systems in CESAR. In Proceedings of the Sérgio Campos, Edmund Why? Advantages: No proofs Fast Counter-examples No problem with partial specifications can easily express many concurrency properties Main Disadvantage: State Explosion Problem Too

More information

The Logic of Compound Statements. CSE 2353 Discrete Computational Structures Spring 2018

The Logic of Compound Statements. CSE 2353 Discrete Computational Structures Spring 2018 CSE 2353 Discrete Comutational Structures Sring 2018 The Logic of Comound Statements (Chater 2, E) Note: some course slides adoted from ublisher-rovided material Outline 2.1 Logical Form and Logical Equivalence

More information

Universal Finite Memory Coding of Binary Sequences

Universal Finite Memory Coding of Binary Sequences Deartment of Electrical Engineering Systems Universal Finite Memory Coding of Binary Sequences Thesis submitted towards the degree of Master of Science in Electrical and Electronic Engineering in Tel-Aviv

More information

Combining Logistic Regression with Kriging for Mapping the Risk of Occurrence of Unexploded Ordnance (UXO)

Combining Logistic Regression with Kriging for Mapping the Risk of Occurrence of Unexploded Ordnance (UXO) Combining Logistic Regression with Kriging for Maing the Risk of Occurrence of Unexloded Ordnance (UXO) H. Saito (), P. Goovaerts (), S. A. McKenna (2) Environmental and Water Resources Engineering, Deartment

More information

Chapter 7 Rational and Irrational Numbers

Chapter 7 Rational and Irrational Numbers Chater 7 Rational and Irrational Numbers In this chater we first review the real line model for numbers, as discussed in Chater 2 of seventh grade, by recalling how the integers and then the rational numbers

More information

Applying the Mu-Calculus in Planning and Reasoning about Action

Applying the Mu-Calculus in Planning and Reasoning about Action Alying the Mu-Calculus in Planning and Reasoning about Action Munindar P. Singh Deartment of Comuter Science Box 7534 North Carolina State University Raleigh, NC 27695-7534, USA singh@ncsu.edu Abstract

More information

Reduced Ordered Binary Decision Diagrams

Reduced Ordered Binary Decision Diagrams Reduced Ordered Binary Decision Diagrams Lecture #13 of Advanced Model Checking Joost-Pieter Katoen Lehrstuhl 2: Software Modeling & Verification E-mail: katoen@cs.rwth-aachen.de June 5, 2012 c JPK Switching

More information

A brief history of model checking. Ken McMillan Cadence Berkeley Labs

A brief history of model checking. Ken McMillan Cadence Berkeley Labs A brief history of model checking Ken McMillan Cadence Berkeley Labs mcmillan@cadence.com Outline Part I -- Introduction to model checking Automatic formal verification of finite-state systems Applications

More information

GOOD MODELS FOR CUBIC SURFACES. 1. Introduction

GOOD MODELS FOR CUBIC SURFACES. 1. Introduction GOOD MODELS FOR CUBIC SURFACES ANDREAS-STEPHAN ELSENHANS Abstract. This article describes an algorithm for finding a model of a hyersurface with small coefficients. It is shown that the aroach works in

More information

ESE601: Hybrid Systems. Introduction to verification

ESE601: Hybrid Systems. Introduction to verification ESE601: Hybrid Systems Introduction to verification Spring 2006 Suggested reading material Papers (R14) - (R16) on the website. The book Model checking by Clarke, Grumberg and Peled. What is verification?

More information

Linear Temporal Logic and Büchi Automata

Linear Temporal Logic and Büchi Automata Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata

More information

Topics in Verification AZADEH FARZAN FALL 2017

Topics in Verification AZADEH FARZAN FALL 2017 Topics in Verification AZADEH FARZAN FALL 2017 Last time LTL Syntax ϕ ::= true a ϕ 1 ϕ 2 ϕ ϕ ϕ 1 U ϕ 2 a AP. ϕ def = trueu ϕ ϕ def = ϕ g intuitive meaning of and is obt Limitations of LTL pay pay τ τ soda

More information

Chapter 3: Linear temporal logic

Chapter 3: Linear temporal logic INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification

More information

UPPAAL tutorial What s inside UPPAAL The UPPAAL input languages

UPPAAL tutorial What s inside UPPAAL The UPPAAL input languages UPPAAL tutorial What s inside UPPAAL The UPPAAL inut languages 1 UPPAAL tool Develoed jointly by Usala & Aalborg University >>8,000 downloads since 1999 1 UPPAAL Tool Simulation Modeling Verification 3

More information

4. Score normalization technical details We now discuss the technical details of the score normalization method.

4. Score normalization technical details We now discuss the technical details of the score normalization method. SMT SCORING SYSTEM This document describes the scoring system for the Stanford Math Tournament We begin by giving an overview of the changes to scoring and a non-technical descrition of the scoring rules

More information

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification

More information

FAIRNESS FOR INFINITE STATE SYSTEMS

FAIRNESS FOR INFINITE STATE SYSTEMS FAIRNESS FOR INFINITE STATE SYSTEMS Heidy Khlaaf University College London 1 FORMAL VERIFICATION Formal verification is the process of establishing whether a system satisfies some requirements (properties),

More information

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct. EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016

More information

Lecture 2: Symbolic Model Checking With SAT

Lecture 2: Symbolic Model Checking With SAT Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.

More information

Network Configuration Control Via Connectivity Graph Processes

Network Configuration Control Via Connectivity Graph Processes Network Configuration Control Via Connectivity Grah Processes Abubakr Muhammad Deartment of Electrical and Systems Engineering University of Pennsylvania Philadelhia, PA 90 abubakr@seas.uenn.edu Magnus

More information

Assignment 1 Solutions Structural Induction and First-Order Logic Due: 11am on Monday 26th August 2013

Assignment 1 Solutions Structural Induction and First-Order Logic Due: 11am on Monday 26th August 2013 Deartment of Comuter Science, Australian National University COMP2600 Formal Methods in Software Engineering Semester 2, 2013 Assignment 1 Solutions Structural Induction and First-Order Logic Due: 11am

More information

Node-voltage method using virtual current sources technique for special cases

Node-voltage method using virtual current sources technique for special cases Node-oltage method using irtual current sources technique for secial cases George E. Chatzarakis and Marina D. Tortoreli Electrical and Electronics Engineering Deartments, School of Pedagogical and Technological

More information

THEORY OF SYSTEMS MODELING AND ANALYSIS. Henny Sipma Stanford University. Master class Washington University at St Louis November 16, 2006

THEORY OF SYSTEMS MODELING AND ANALYSIS. Henny Sipma Stanford University. Master class Washington University at St Louis November 16, 2006 THEORY OF SYSTEMS MODELING AND ANALYSIS Henny Sipma Stanford University Master class Washington University at St Louis November 16, 2006 1 1 COURSE OUTLINE 8:37-10:00 Introduction -- Computational model

More information

An introduction to forest-regular languages

An introduction to forest-regular languages An introduction to forest-regular languages Mika Raento Basic Research Unit, Helsinki Institute for Information Technology Deartment of Comuter Science, University of Helsinki Mika.Raento@cs.Helsinki.FI

More information

Linear-Time Logic. Hao Zheng

Linear-Time Logic. Hao Zheng Linear-Time Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE, USF)

More information

SMV the Symbolic Model Verifier. Example: the alternating bit protocol. LTL Linear Time temporal Logic

SMV the Symbolic Model Verifier. Example: the alternating bit protocol. LTL Linear Time temporal Logic Model Checking (I) SMV the Symbolic Model Verifier Example: the alternating bit protocol LTL Linear Time temporal Logic CTL Fixed Points Correctness Slide 1 SMV - Symbolic Model Verifier SMV - Symbolic

More information

Distributed Rule-Based Inference in the Presence of Redundant Information

Distributed Rule-Based Inference in the Presence of Redundant Information istribution Statement : roved for ublic release; distribution is unlimited. istributed Rule-ased Inference in the Presence of Redundant Information June 8, 004 William J. Farrell III Lockheed Martin dvanced

More information

Linear diophantine equations for discrete tomography

Linear diophantine equations for discrete tomography Journal of X-Ray Science and Technology 10 001 59 66 59 IOS Press Linear diohantine euations for discrete tomograhy Yangbo Ye a,gewang b and Jiehua Zhu a a Deartment of Mathematics, The University of Iowa,

More information

Summary. Computation Tree logic Vs. LTL. CTL at a glance. KM,s =! iff for every path " starting at s KM," =! COMPUTATION TREE LOGIC (CTL)

Summary. Computation Tree logic Vs. LTL. CTL at a glance. KM,s =! iff for every path  starting at s KM, =! COMPUTATION TREE LOGIC (CTL) Summary COMPUTATION TREE LOGIC (CTL) Slides by Alessandro Artale http://www.inf.unibz.it/ artale/ Some material (text, figures) displayed in these slides is courtesy of: M. Benerecetti, A. Cimatti, M.

More information

The State Explosion Problem

The State Explosion Problem The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis

More information

Chapter 1: PROBABILITY BASICS

Chapter 1: PROBABILITY BASICS Charles Boncelet, obability, Statistics, and Random Signals," Oxford University ess, 0. ISBN: 978-0-9-0005-0 Chater : PROBABILITY BASICS Sections. What Is obability?. Exeriments, Outcomes, and Events.

More information

Temporal logics and explicit-state model checking. Pierre Wolper Université de Liège

Temporal logics and explicit-state model checking. Pierre Wolper Université de Liège Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and

More information