Symbolic Real Time Model Checking. Kim G Larsen
|
|
- Winifred Melton
- 5 years ago
- Views:
Transcription
1 Smbolic Real Time Model Checking Kim G Larsen
2 Overview Timed Automata Decidabilit Results The UPPAAL Verification Engine Datastructures for zones Liveness Checking Algorithm Abstraction and Compositionalit Further Optimizations
3 Timed Automata lllllllllll Decidabilit Results
4 Decidabilit? a c b OBSTACLE: Uncountabl infinite state space Reachable?
5
6
7
8 Stable Quotient Partitioning a c b Reachable?
9 Stable Quotient Partitioning a c b Reachable?
10 Stable Quotient Partitioning a c b Reachable?
11 Stable Quotient Partitioning a c b Reachable?
12 Stable Quotient Partitioning a c Reachable? b Ever TA TA has has a finite TAB TAB quotient (region-constr.)
13 Regions Finite Partitioning of State Space An equivalence class (i.e. a region) in fact there is onl a finite number of regions!!
14 Fundamental Results PSPACE-c Reachabilit Alur, Dill Trace-inclusion Alur, Dill Timed ; Untimed Bisimulation Timed Cerans ; Untimed Model-checking TCTL, T mu, L nu,... PSPACE-c / EXPTIME-c
15 Updatable Timed Automata W Diagonals Patricia Bouer, Catherine Dufourd, Emmanuel Fleur, Antoine Petit W Diagonals
16 The UPPAAL Verification Engine
17 Overview Zones and DBMs Minimal Constraint Form Clock Difference Diagrams Distributed UPPAAL [CAV2000, STTT2004] Unification & Sharing [FTRTFT2002, SPIN2003] Acceleration [FORMATS2002] Static Guard Analsis [TACAS2003,TACAS2004] Storage-Strategies [CAV2003]
18 Zones From infinite to finite State (n, =3.2, =2.5 ) Smbolic state (set) (n, 1 4, 1 3) Zone: conjunction of -<=n, <=>n
19 Smbolic Transitions >3 a :=0 n m 1<=<=4 1<=<=3 delas to conjuncts to projects to 1<=, 1<= -2<=-<=3 3<, 1<= -2<=-<=3 3<, =0 Thus Thus (n,1<=<=4,1<=<=3) =a =a => => (m,3<, =0) =0)
20 Zones = Conjuctive Constraints A zone Z is a conjunctive formula: g 1 & g 2 &... & g n where g i is a clock constraint i ~ b i or i - j ~b ij Use a zero-clock 0 (constant 0) A zone can be re-written as a set: { i - j ~b ij ~ is < or, i,j n} This can be represented as a matri, DBM (Difference Bound Matrices)
21 Operations on Zones Future dela Z : Past dela Z : [Z ] = {u+d d R, u [Z]} [Z ] = {u u+d [Z] for some d R} Reset: {}Z or Z(:=0) Conjunction [{}Z] = {u[0/] u [Z]} [Z&g]= [Z] [g]
22 THEOREM The set of zones is closed under all constraint operations. That is, the result of the operations on a zone is a zone. That is, there will be a zone (a finite object i.e a zone/constraints) to represent the sets: [Z ], [Z ], [{}Z], [Z&g].
23 Smbolic Eploration Reachable?
24 Smbolic Eploration Reachable? Dela
25 Smbolic Eploration Reachable? Left
26 Smbolic Eploration Reachable? Left
27 Smbolic Eploration Reachable? Dela
28 Smbolic Eploration Reachable? Left
29 Smbolic Eploration Reachable? Left
30 Smbolic Eploration Reachable? Dela
31 Smbolic Eploration Reachable? Down
32 Forward Rechabilit Init -> Final? Init Waiting Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else (eplore) add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting
33 Forward Rechabilit Init -> Final? Waiting n,z Init n,z Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else(eplore) add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting
34 Forward Rechabilit Init -> Final? Waiting n,z Init n,z m,u Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else/eplore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting
35 Forward Rechabilit Init -> Final? Waiting n,z Init n,z m,u Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else/eplore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting
36 Canonical Datastructures for Zones Difference Bounded Matrices Bellman 1958, Dill 1989 Inclusion D1 D2 <=1 <=1 -<=2 z-<=2 z-<=2 z<=9 z<=9 <=2 <=2 -<=3 <=3 <=3 z-<=3 z-<=3 z<=7 z<=7 Graph Graph z ?? z 3
37 Canonical Datastructures for Zones Difference Bounded Matrices Inclusion D1 D2 <=1 <=1 -<=2 z-<=2 z-<=2 z<=9 z<=9 <=2 <=2 -<=3 <=3 <=3 z-<=3 z-<=3 z<=7 z<=7 Graph Graph z ?? z 3 Shortest Path Closure Shortest Path Closure z z 3
38 Canonical Datastructures for Zones Difference Bounded Matrices Emptiness Compact D <=1 <=1 >=5 >=5 -<=3 Graph Negative Ccle iff empt solution set
39 Canonical Datastructures for Zones Difference Bounded Matrices Future D 1<= 1<= <=4 <=4 1<= 1<= <=3 <= Shortest Path Closure Remove upper bounds on clocks Future D 1<=, 1<=, 1<= 1<= -2<=-<=
40 Canonical Datastructures for Zones Difference Bounded Matrices Reset D 0-1 1<=, 1<=, 1<= 1<= -2<=-<= {}D Remove all bounds involving and set to =0, =0, 1<= 1<= -1 0
41 Canonical Datastructures for Zones Difference Bounded Matrices 1-2<=4 1-2<=4 2-1<=10 2-1<=10 3-1<=2 3-1<=2 2-3<=2 2-3<=2 0-1<=3 0-1<=3 3-0<=5 3-0<= Shortest Path Closure O(n^3)
42 Canonical Datastructures for Zones Minimal Constraint Form RTSS <=4 1-2<=4 2-1<=10 2-1<=10 3-1<=2 3-1<=2 2-3<=2 2-3<=2 0-1<=3 0-1<=3 3-0<=5 3-0<= Shortest Path Reduction O(n^3) Shortest Path Closure O(n^3) Space worst O(n^2) practice O(n) 0 3
43 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 Percent SPACE PERFORMANCE Minimal Constraint Global Reduction Combination M. Plant Fischer 2 Fischer 3 Fischer 4 Fischer 5 Train Crossing Bo Sorter B&O Audio Audio w Col
44 2,5 2 1,5 1 0,5 0 Percent TIME PERFORMANCE Minimal Constraint Global Reduction Combination M. Plant Fischer 2 Fischer 3 Fischer 4 Fischer 5 Train Crossing B&O Bo Sorter Audio Audio w Col
45 Shortest Path Reduction 1st attempt Idea Problem w w v <=w An An edge is is REDUNDANT if if there eists an an alternative path path of of no no greater weight THUS Remove all all redundant edges! v and and w are are both both redundant Removal of of one one depends on on presence of of other. Observation: If If no no zero- or or negative ccles then then SAFE to to remove all all redundancies.
46 Shortest Path Reduction Solution G: weighted graph
47 Shortest Path Reduction Solution G: weighted graph 1. Equivalence classes based on 0-ccles.
48 Shortest Path Reduction Solution G: weighted graph 1. Equivalence classes based on 0-ccles. 2. Graph based on representatives. Safe to remove redundant edges
49 Shortest Path Reduction Solution G: weighted graph Canonical given order of clocks 1. Equivalence classes based on 0-ccles. 2. Graph based on representatives. Safe to remove redundant edges 3. Shortest Path Reduction = One ccle pr. class + Removal of redundant edges between classes
50 Earlier Termination Init -> Final? Waiting n,z Init n,z m,u Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else/eplore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting
51 Earlier Termination Init -> Final? Waiting n,z Init n,z m,u Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z' Z Z Z (n,z ) in Passed then STOP -else/eplore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting
52 Earlier Termination Init -> Final? Waiting n,z 1 n,z 2 n,z k Init n,z m,u Final U i Z Passed i INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z' Z (n,z ) in Passed then STOP -else/eplore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Z UNTIL Waiting = Ø or Final is in Waiting
53 Clock Difference Diagrams = Binar Decision Diagrams + Difference Bounded Matrices CAV99 CDD-representations Nodes labeled with differences Maimal sharing of substructures (also across different CDDs) Maimal intervals Linear-time algorithms for set-theoretic operations. NDD s Maler et. al DDD s Møller, Lichtenberg
54 4,5 4 3,5 3 2,5 2 1,5 1 0,5 0 SPACE PERFORMANCE CDD Reduced CDD CDD+BDD Fischer5 PowerDown1 PowerDown2 Dacapo GearBo Fischer4 BRP B&O Percent Philips Philps col
55 TIME PERFORMANCE CDD Reduced CDD CDD+BDD BRP PowerDown1 PowerDown2 Dacapo GearBo Fischer4 Fischer5 B&O Percent Philips Philps col
56 UPPAAL Dec 96 Sep 98 Ever 9 month 10 times better performance! 3.
57 in UPPAAL Liveness Properties F ::= E P A P P Q Bouajjani, Tripakis, Yovine 97 On-the-fl smbolic model checking of TCTL Possibl alwas P Eventuall P is equivalent to ( E P) P leads to Q is equivalent to A ( P A Q)
58 in UPPAAL Liveness E[]φ (A φ)
59 in UPPAAL Passed (A φ) Liveness E[]φ (A φ) ST WS Uneplored
60 in UPPAAL Passed (A φ) Liveness E φ (A φ) ST WS Uneplored
61 in UPPAAL Passed (A φ) Liveness E φ (A φ) ST WS Uneplored
62 in UPPAAL Passed (A φ) Liveness E φ (A φ) ST WS Uneplored
63 in UPPAAL Passed (A φ) Liveness E φ (A φ) ST WS Uneplored?
64 in UPPAAL Passed (A φ) Liveness E φ (A φ) ST WS Uneplored???
65 Liveness E φ (A φ) in UPPAAL Passed (A φ) ST WS Uneplored [FORMATS05] Etensions allowing for automatic snthesis of smallest bound t such that A t φ holds
66 Compositionalit & Abstraction
67 The State Eplosion Problem Ss a b c a b c a a a b c b c b c a a a b c b c b c sat ϕ Model-checking is is either EXPTIME-complete or or PSPACE-complete (for TA s this is is true even for for a single TA)
68 Abstraction ϕ ϕ Ss sat Abs Ss sat Abs a c b a c b a c b a c b a c b a c b a c b a c b ϕ sat Ss ϕ sat Abs REDUCE TO Preserving safet properties
69 Compositionalit Ss b b a a a a c b c b c b c a a a a c b c b c b c Ss 1 Ss 2 Abs 1 Abs Ss 1 Ss 1 Ss2 Ss Ss 1 Ss 2 2 Abs Abs Abs Abs1 Abs2 Abs Ss Abs 1 Abs2 Abs Abs 2
70 Abstraction Eample a1 a2 a3 a4 a5 a b
71 Eample Continued abstracted b
72 Proving abstractions using reachabilit Applied to IEEE 1394a Root contention protocol (Simons, Stoelinga) B&O Power Down Protocol (Ejersbo, Larsen, Skou, FTRTFT2k) A[] not TestAbstPoP1.BAD Recognizes all the BAD computations of PoP1 Henrik Ejersbo Jensen PhD Thesis 1999
73 Further Optimizations
74 Datastructures for Zones DBM package -4 Minimal Constraint Form [RTSS97] Clock Difference Diagrams [CAV99] Elegant RUBY 1bindings for 5 eas implementations
75 Zone Abstractions [TACAS03,TACAS04] Abstraction taking maimum constant into account necessar for termination Utilization of distinction between lower and upper bounds Utilization of location-dependenc
76 LU Abstraction [TACAS04] THEOREM For an state in the LU- abstraction there is a state in the original set simulating it LU abstraction is eact wrt reachabilit
77 Zone abstractions Classical Loc. dep. Ma Loc. dep. LU Conve Hull
78 Smmetr Reduction Eploitation of full smmetr ma give factorial reduction Man timed sstems are inherentl smmetric Computation of canonical state representative using swaps. [Formats 2003]
79 Smmetr Reduction Eploitation of full smmetr ma give factorial reduction Man timed sstems are inherentl smmetric Computation of canonical state representative using swaps. [Formats 2003] SWAP: 1 2 ; 3 4
80 Smmetr Reduction [Formats 2003]
81 Smmetr Reduction UPPAAL 3.6 [Formats 2003] Iterators for (i: int[0,4]) { } Quantifiers Selection forall (i: int[0,4]) a[i]==0 select i: int[0,4]; guard... Template sets process P[4](...) { } Scalar set based smmetr reduction Compact state-space representations Priorities Martijn Henriks, Nijmegen U
82 D-UPPAAL Gerd Behrman Distributed implementation of UPPAAL on PC-cluster [CAV'00, PDMC'02, STTT'03]. Applications Snthesis of Dnamic Voltage Scaling strategies (CISS). Ad-hoc mobile real-time protocol (Leslie Lamport) - 25GB in 3 min! Running on NorduGrid. Local cluster: 50 CPUs and 50GB of RAM To be used as inspiration for verification GRID platform within ARTIST2 NoE.
Timed Automata lllllllllll Decidability Results
Timed Automata lllllllllll Decidability Results Decidability? a c b OBSTACLE: Uncountably infinite state space Reachable? Stable Quotient Partitioning a c b y y x Reachable? x Stable Quotient Partitioning
More informationUPPAAL tutorial What s inside UPPAAL The UPPAAL input languages
UPPAAL tutorial What s inside UPPAAL The UPPAAL inut languages 1 UPPAAL tool Develoed jointly by Usala & Aalborg University >>8,000 downloads since 1999 1 UPPAAL Tool Simulation Modeling Verification 3
More informationFormal methods & Tools. UPPAAL Implementation Secrets. Kim Guldstrand Larsen & UCb
Formal methods & Tools UPPAAL Implementation Secrets Kim Guldstrand Larsen BRICS@Aalborg & FMT@Twente Collaborators @UPPsala Wang Yi Paul Pettersson Johan Bengtsson Fredrik Larsson Alexandre David Tobias
More informationAn Introduction to Timed Automata
An Introduction to Timed Automata Patricia Bouer LSV CNRS & ENS de Cachan 6, avenue du Président Wilson 943 Cachan France email: bouer@lsv.ens-cachan.fr Introduction Explicit timing constraints are naturall
More informationfor System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis UC Berkeley EECS 144/244 Fall 2013 Copyright 2013, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis All rights
More informationFolk Theorems on the Determinization and Minimization of Timed Automata
Folk Theorems on the Determinization and Minimization of Timed Automata Stavros Tripakis VERIMAG Centre Equation 2, avenue de Vignate, 38610 Gières, France www-verimag.imag.fr Abstract. Timed automata
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationTimed Automata. Semantics, Algorithms and Tools. Zhou Huaiyang
Timed Automata Semantics, Algorithms and Tools Zhou Huaiyang Agenda } Introduction } Timed Automata } Formal Syntax } Operational Semantics } Verification Problems } Symbolic Semantics & Verification }
More informationUnbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods
Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Sanjit A. Seshia and Randal E. Bryant Computer Science Department Carnegie Mellon University Verifying Timed Embedded Systems
More informationReachability Analysis Using Octagons
Reachabilit Analsis Using Octagons Andrew N. Fisher and Chris J. Mers Department of Electrical and Computer Engineering Universit of Utah FAC 0 Jul 9, 0 Digitall Intensive Analog Circuits Digitall intensive
More informationIMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata
ICTAC 09 IMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata Étienne ANDRÉ Laboratoire Spécification et Vérification LSV, ENS de Cachan & CNRS Étienne ANDRÉ (LSV) ICTAC 09
More informationSpecification and Model Checking of Temporal Properties in Time Petri Nets and Timed Automata
Specification and Model Checking of Temporal Properties in Time Petri Nets and Timed Automata WOJCIECH PENCZEK ICS PAS, Warsaw, Poland joint work with Agata Półrola University of Lodz, Poland Many thanks
More informationTimed Automata: Semantics, Algorithms and Tools
Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related work
More informationFrom Time Petri Nets to Timed Automata: An Untimed Approach
From Time Petri Nets to Timed Automata: An Untimed Approach Davide D Aprile 1, Susanna Donatelli 1, Arnaud Sangnier 2, and Jerem Sproston 1 1 Dipartimento di Informatica, Università di Torino, 10149 Torino,
More informationModeling & Control of Hybrid Systems. Chapter 7 Model Checking and Timed Automata
Modeling & Control of Hybrid Systems Chapter 7 Model Checking and Timed Automata Overview 1. Introduction 2. Transition systems 3. Bisimulation 4. Timed automata hs check.1 1. Introduction Model checking
More informationTCTL model-checking of Time Petri Nets
1 TCTL model-checking of Time Petri Nets Hanifa Boucheneb 1, Guillaume Gardey 2,3 and Olivier H. Roux 2 Affiliations : 1 : École polytechnique de Montréal, C.P. 6079, succ. Centre-ville Montréal H3C3A7
More informationReachability-Time Games on Timed Automata (Extended Abstract)
Reachability-Time Games on Timed Automata (Extended Abstract) Marcin Jurdziński and Ashutosh Trivedi Department of Computer Science, University of Warwick, UK Abstract. In a reachability-time game, players
More informationController Synthesis with UPPAAL-TIGA. Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin
Controller Synthesis with UPPAAL-TIGA Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin Overview Timed Games. Algorithm (CONCUR 05). Strategies. Code generation. Architecture
More informationAdding Symmetry Reduction to Uppaal
Adding Symmetry Reduction to Uppaal Martijn Hendriks 1 Gerd Behrmann 2 Kim Larsen 2 Peter Niebert 3 Frits Vaandrager 1 1 Nijmegen Institute for Computing and Information Sciences, University of Nijmegen,
More informationThe algorithmic analysis of hybrid system
The algorithmic analysis of hybrid system Authors: R.Alur, C. Courcoubetis etc. Course teacher: Prof. Ugo Buy Xin Li, Huiyong Xiao Nov. 13, 2002 Summary What s a hybrid system? Definition of Hybrid Automaton
More informationA New Numerical Abstract Domain Based on Difference-Bound Matrices
A New Numerical Abstract Domain Based on Difference-Bound Matrices Antoine Miné École Normale Supérieure de Paris, France, mine@di.ens.fr, http://www.di.ens.fr/~mine Abstract. This paper presents a new
More informationLiveness in L/U-Parametric Timed Automata
Liveness in L/U-Parametric Timed Automata Étienne André and Didier Lime [AL17] Université Paris 13, LIPN and École Centrale de Nantes, LS2N Highlights, 14 September 2017, London, England Étienne André
More informationUsing non-convex approximations for efficient analysis of timed automata: Extended version
Using non-convex approximations for efficient analysis of timed automata: Extended version Frédéric Herbreteau, D. Kini, B. Srivathsan, Igor Walukiewicz To cite this version: Frédéric Herbreteau, D. Kini,
More informationAnalysis of a Boost Converter Circuit Using Linear Hybrid Automata
Analysis of a Boost Converter Circuit Using Linear Hybrid Automata Ulrich Kühne LSV ENS de Cachan, 94235 Cachan Cedex, France, kuehne@lsv.ens-cachan.fr 1 Introduction Boost converter circuits are an important
More informationTime and Timed Petri Nets
Time and Timed Petri Nets Serge Haddad LSV ENS Cachan & CNRS & INRIA haddad@lsv.ens-cachan.fr DISC 11, June 9th 2011 1 Time and Petri Nets 2 Timed Models 3 Expressiveness 4 Analysis 1/36 Outline 1 Time
More informationmodels, languages, dynamics Eugene Asarin PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics LIAFA - University Paris Diderot and CNRS
models, s, LIAFA - University Paris Diderot and CNRS PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics Context A model for verification of real-time systems Invented by Alur and Dill in early
More informationSimplification of finite automata
Simplification of finite automata Lorenzo Clemente (University of Warsaw) based on joint work with Richard Mayr (University of Edinburgh) Warsaw, November 2016 Nondeterministic finite automata We consider
More informationLayered Composition for Timed Automata
Layered Composition for Timed Automata Ernst-Rüdiger Olderog and Mani Swaminathan Department of Computing Science University of Oldenburg, Germany {olderog, mani.swaminathan}@informatik.uni-oldenburg.de
More informationTIMED automata, introduced by Alur and Dill in [3], have
1 Language Inclusion Checking of Timed Automata with Non-Zenoness Xinyu Wang, Jun Sun, Ting Wang, and Shengchao Qin Abstract Given a timed automaton P modeling an implementation and a timed automaton S
More informationScaling BDD-based Timed Verification with Simulation Reduction
Scaling BDD-based Timed Verification with Simulation Reduction Truong Khanh Nguyen 1,Tian Huat Tan 2, Jun Sun 2, Jiaying Li 2, Yang Liu 3, Manman Chen 2, Jin Song Dong 4 Autodesk 1 Singapore University
More informationAPPROXIMATE SIMULATION RELATIONS FOR HYBRID SYSTEMS 1. Antoine Girard A. Agung Julius George J. Pappas
APPROXIMATE SIMULATION RELATIONS FOR HYBRID SYSTEMS 1 Antoine Girard A. Agung Julius George J. Pappas Department of Electrical and Systems Engineering University of Pennsylvania Philadelphia, PA 1914 {agirard,agung,pappasg}@seas.upenn.edu
More informationOptimal & Real Time Scheduling. using Model Checking Technology. Kim G. Larsen
Optimal & Real Time Scheduling using Model Checking Technology Kim G. Larsen AIPS a partial observation New community New faces New techniques April 2002 June 2005 IST-2001-35304 Academic partners: Nijmegen
More informationVerification, Performance Analysis and Controller Synthesis of Real Time Systems. using UPPAAL. Kim Guldstrand Larsen
Verification, Performance Analysis and Controller Synthesis of Real Time Systems using UPPAAL Kim Guldstrand Larsen UPPAAL Branches Real Time Verification Real Time Scheduling & Performance Evaluation
More informationTimed Automata: Semantics, Algorithms and Tools
Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University Email: {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related
More information}w!"#$%&'()+,-./012345<ya FI MU. On Clock-Aware LTL Properties of Timed Automata. Faculty of Informatics Masaryk University Brno
}w!"#$%&'()+,-./01245
More informationSAT Modulo ODE: A Direct SAT Approach to Hybrid Systems
Welcome ATVA 2008 SAT Modulo ODE: A Direct SAT Approach to Hbrid Sstems Andreas Eggers, Martin Fränzle, and Christian Herde DFG Transregional Collaborative Research Center AVACS Outline Motivation Bounded
More informationBinary Decision Diagrams
Binar Decision Diagrams Ma 3, 2004 1 Overview Boolean functions Possible representations Binar decision trees Binar decision diagrams Ordered binar decision diagrams Reduced ordered binar decision diagrams
More informationKim Guldstrand Larsen DENMARK
Quantitative Modal Transition Systems Kim Guldstrand Larsen Aalborg University Aalborg University, DENMARK The Early Days Edinburgh 83-85 Kim Larsen [2] Milner Symposium, Edinburgh, April 16-18, 2012 Original
More informationTime(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA
Time(d) Petri Net Serge Haddad LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA haddad@lsv.ens-cachan.fr Petri Nets 2016, June 20th 2016 1 Time and Petri Nets 2 Time Petri Net: Syntax and Semantic
More informationPartial Order Reductions for Timed Systems
Partial Order Reductions for Timed Systems Johan Bengtsson 1 Bengt Jonsson 1 Johan Lilius 2 Wang Yi 1 1 Department of Computer Systems, Uppsala University, Sweden. Email: {bengt,johanb,yi}@docs.uu.se 2
More informationEigenvectors and Eigenvalues 1
Ma 2015 page 1 Eigenvectors and Eigenvalues 1 In this handout, we will eplore eigenvectors and eigenvalues. We will begin with an eploration, then provide some direct eplanation and worked eamples, and
More informationDiscrete abstractions of hybrid systems for verification
Discrete abstractions of hybrid systems for verification George J. Pappas Departments of ESE and CIS University of Pennsylvania pappasg@ee.upenn.edu http://www.seas.upenn.edu/~pappasg DISC Summer School
More informationDirected Model Checking (not only) for Timed Automata
Directed Model Checking (not only) for Timed Automata Sebastian Kupferschmid March, 2010 Model Checking Motivation Embedded Systems Omnipresent Safety relevant systems Pentium bug Ariane 5 Errors can be
More informationTracking Differentiable Trajectories across Polyhedra Boundaries
Tracking Differentiable Trajectories across Polhedra Boundaries Massimo Benerecetti Elect. Eng. and Information Technologies Università di Napoli Federico II, Ital massimo.benerecetti@unina.it Marco Faella
More informationModelling Real-Time Systems. Henrik Ejersbo Jensen Aalborg University
Modelling Real-Time Systems Henrik Ejersbo Jensen Aalborg University Hybrid & Real Time Systems Control Theory Plant Continuous sensors actuators Task TaskTask Controller Program Discrete Computer Science
More informationHourglass Automata. Yuki Osada, Tim French, Mark Reynolds, and Harry Smallbone
Hourglass Automata Yuki Osada, Tim French, Mark Reynolds, and Harry Smallbone The University of Western Australia. yuki.osada@research.uwa.edu.au, {tim.french,mark.reynolds}@uwa.edu.au, 21306592@student.uwa.edu.au
More informationRecent results on Timed Systems
Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.
More informationLecture 6: Reachability Analysis of Timed and Hybrid Automata
University of Illinois at Urbana-Champaign Lecture 6: Reachability Analysis of Timed and Hybrid Automata Sayan Mitra Special Classes of Hybrid Automata Timed Automata ß Rectangular Initialized HA Rectangular
More informationAnswers Investigation 2
Applications 1. a. Square Side Area 4 16 2 6 36 7 49 64 9 1 10 100 11 121 Rectangle Length Width Area 0 0 9 1 9 10 2 20 11 3 33 12 4 4 13 6 14 6 4 1 7 10 b. (See Figure 1.) c. The graph and the table both
More informationMAT 1275: Introduction to Mathematical Analysis. Graphs and Simplest Equations for Basic Trigonometric Functions. y=sin( x) Function
MAT 275: Introduction to Mathematical Analsis Dr. A. Rozenblum Graphs and Simplest Equations for Basic Trigonometric Functions We consider here three basic functions: sine, cosine and tangent. For them,
More informationThe Maze Generation Problem is NP-complete
The Mae Generation Problem is NP-complete Mario Alviano Department of Mathematics, Universit of Calabria, 87030 Rende (CS), Ital alviano@mat.unical.it Abstract. The Mae Generation problem has been presented
More informationOptimal Strategies in Priced Timed Game Automata
Optimal Strategies in Priced Timed Game Automata Patricia Bouer 1, Franck Cassez 2, Emmanuel Fleur 3, Kim G. Larsen 3 1 LSV, UMR 8643, CNRS & ENS de Cachan, France Email: bouer@lsv.ens-cachan.fr 2 IRCCN,
More informationBeyond Lassos: Complete SMT-Based Bounded Model Checking for Timed Automata
Beyond Lassos: Complete SMT-Based ed Model Checking for d Automata Roland Kindermann, Tommi Junttila, and Ilkka Niemelä Aalto University Department of Information and Computer Science P.O.Box 15400, FI-00076
More informationA Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata
A Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata Sanjit A. Seshia Randal E. Bryant March 2003 CMU-CS-03-117 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationRobust Reachability in Timed Automata: A Game-based Approach
Robust Reachability in Timed Automata: A Game-based Approach Patricia Bouyer, Nicolas Markey, and Ocan Sankur LSV, CNRS & ENS Cachan, France. {bouyer,markey,sankur}@lsv.ens-cachan.fr Abstract. Reachability
More informationControl Synthesis of Discrete Manufacturing Systems using Timed Finite Automata
Control Synthesis of Discrete Manufacturing Systems using Timed Finite utomata JROSLV FOGEL Institute of Informatics Slovak cademy of Sciences ratislav Dúbravská 9, SLOVK REPULIC bstract: - n application
More information1.5. Analyzing Graphs of Functions. The Graph of a Function. What you should learn. Why you should learn it. 54 Chapter 1 Functions and Their Graphs
0_005.qd /7/05 8: AM Page 5 5 Chapter Functions and Their Graphs.5 Analzing Graphs of Functions What ou should learn Use the Vertical Line Test for functions. Find the zeros of functions. Determine intervals
More informationMODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS
TKK Reports in Information and Computer Science Espoo 2008 TKK-ICS-R3 MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS Jussi Lahtinen ABTEKNILLINEN KORKEAKOULU TEKNISKA HÖGSKOLAN HELSINKI UNIVERSITY OF
More informationUnit 12 Study Notes 1 Systems of Equations
You should learn to: Unit Stud Notes Sstems of Equations. Solve sstems of equations b substitution.. Solve sstems of equations b graphing (calculator). 3. Solve sstems of equations b elimination. 4. Solve
More informationChapter Adequacy of Solutions
Chapter 04.09 dequac of Solutions fter reading this chapter, ou should be able to: 1. know the difference between ill-conditioned and well-conditioned sstems of equations,. define the norm of a matri,
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationSFM-11:CONNECT Summer School, Bertinoro, June 2011
SFM-:CONNECT Summer School, Bertinoro, June 20 EU-FP7: CONNECT LSCITS/PSS VERIWARE Part 3 Markov decision processes Overview Lectures and 2: Introduction 2 Discrete-time Markov chains 3 Markov decision
More informationThe Verification of Real Time Systems using the TINA Tool
Proceedings of the 17th World Congress The International Federation of Automatic Control The Verification of Real Time Systems using the TINA Tool Pedro M. Gonzalez del Foyo Jose Reinaldo Silva Dept. Of
More informationVerification of Polynomial Interrupt Timed Automata
Verification of Polynomial Interrupt Timed Automata Béatrice Bérard 1, Serge Haddad 2, Claudine Picaronny 2, Mohab Safey El Din 1, Mathieu Sassolas 3 1 Université P. & M. Curie, LIP6 2 ENS Cachan, LSV
More informationTimed Automata VINO 2011
Timed Automata VINO 2011 VeriDis Group - LORIA July 18, 2011 Content 1 Introduction 2 Timed Automata 3 Networks of timed automata Motivation Formalism for modeling and verification of real-time systems.
More informationModeling and Analysis of Hybrid Systems
Modeling and Analysis of Hybrid Systems Algorithmic analysis for linear hybrid systems Prof. Dr. Erika Ábrahám Informatik 2 - Theory of Hybrid Systems RWTH Aachen University SS 2015 Ábrahám - Hybrid Systems
More informationExperiments in the use of tau-simulations for the components-verification of real-time systems
Experiments in the use of tau-simulations for the components-verification of real-time systems Françoise Bellegarde, Jacques Julliand, Hassan Mountassir, Emilie Oudot To cite this version: Françoise Bellegarde,
More informationINSTITUT NATIONAL POLYTECHNIQUE DE GRENOBLE THESE. pour obtenir le grade de DOCTEUR DE L INP GRENOBLE Spécialité: Micro et Nano Electronique
INSTITUT NATIONAL POLYTECHNIQUE DE GRENOBLE N attribué par la bibliothèque THESE pour obtenir le grade de DOCTEUR DE L INP GRENOBLE Spécialité: Micro et Nano Electronique Préparée au laboratoire VERIMAG
More informationPatricia Bouyer-Decitre. Nicolas Markey
Real-Time Model Checking Patricia Bouyer-Decitre Kim G. Larsen Nicolas Markey Timed Automata.. and Prices and Games Patricia Bouyer-Decitre Kim G. Larsen Nicolas Markey Model Checking System Description
More informationBRICS. Efficient Timed Reachability Analysis using Clock Difference Diagrams
BRICS Basic Research in Computer Science BRICS RS-98-47 Behrmann et al.: Efficient Timed Reachability Analysis using Clock Difference Diagrams Efficient Timed Reachability Analysis using Clock Difference
More informationSubstitution and Flip BDDs
Substitution and Flip BDDs Rune M. Jensen and Henrik R. Andersen IT Universit Technical Report Series TR-2003-4 ISSN 600 600 December 2003 Copright c 2003, Rune M. Jensen and Henrik R. Andersen IT Universit
More informationModeling and Analysis of Hybrid Systems
Modeling and Analysis of Hybrid Systems 5. Linear hybrid automata I Prof. Dr. Erika Ábrahám Informatik 2 - LuFG Theory of Hybrid Systems RWTH Aachen University Szeged, Hungary, 27 September - 06 October
More informationModeling and Analysis of Hybrid Systems Linear hybrid automata I Prof. Dr. Erika Ábrahám Informatik 2 - LuFG Theory of Hybrid Systems RWTH Aachen University Szeged, Hungary, 27 September - 06 October 2017
More informationThe efficiency of identifying timed automata and the power of clocks
The efficiency of identifying timed automata and the power of clocks Sicco Verwer a,b,1,, Mathijs de Weerdt b, Cees Witteveen b a Eindhoven University of Technology, Department of Mathematics and Computer
More informationRobust Controller Synthesis in Timed Automata
Robust Controller Synthesis in Timed Automata Ocan Sankur LSV, ENS Cachan & CNRS Joint with Patricia Bouyer, Nicolas Markey, Pierre-Alain Reynier. Ocan Sankur (ENS Cachan) Robust Control in Timed Automata
More informationCartesian coordinates in space (Sect. 12.1).
Cartesian coordinates in space (Sect..). Overview of Multivariable Calculus. Cartesian coordinates in space. Right-handed, left-handed Cartesian coordinates. Distance formula between two points in space.
More informationOverview. Discrete Event Systems Verification of Finite Automata. What can finite automata be used for? What can finite automata be used for?
Computer Engineering and Networks Overview Discrete Event Systems Verification of Finite Automata Lothar Thiele Introduction Binary Decision Diagrams Representation of Boolean Functions Comparing two circuits
More informationClock Matrix Diagrams
Clock Matrix Diagrams U N I V E R S I T A S S A R A V I E N I S S Bachelor s Thesis Daniel Fass daniel@react.cs.uni-sb.de Reactive Systems Group Department of Computer Science Universität des Saarlandes
More informationMAX-PLUS-LINEAR (MPL) systems are a class of. Finite Abstractions of Max-Plus-Linear Systems
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL.?, NO.?, JULY 20 Finite Abstractions of Max-Plus-Linear Systems Dieky Adzkiya, Student Member, IEEE, Bart De Schutter, Senior Member, IEEE, and Alessandro Abate,
More informationAs Soon As Probable. O. Maler, J.-F. Kempf, M. Bozga. March 15, VERIMAG Grenoble, France
As Soon As Probable O. Maler, J.-F. Kempf, M. Bozga VERIMAG Grenoble, France March 15, 2013 O. Maler, J.-F. Kempf, M. Bozga (VERIMAG Grenoble, France) As Soon As Probable March 15, 2013 1 / 42 Executive
More informationThe Octagon Abstract Domain
1 The Octagon Abstract Domain Antoine Miné École Normale Supérieure de Paris, France, mine@di.ens.fr, http://www.di.ens.fr/~mine arxiv:cs/0703084v2 cs.pl] 16 Mar 2007 Abstract This article presents a new
More informationIdentifying second degree equations
Chapter 7 Identifing second degree equations 71 The eigenvalue method In this section we appl eigenvalue methods to determine the geometrical nature of the second degree equation a 2 + 2h + b 2 + 2g +
More informationSynchronized Recursive Timed Automata
Synchronized Recursive Timed Automata Yuya Uezato 1 and Yasuhiko Minamide 2 1 University of Tsukuba uezato@score.cs.tsukuba.ac.jp 2 Tokyo Institute of Technology minamide@is.titech.ac.jp Abstract. We present
More informationCEGAR:Counterexample-Guided Abstraction Refinement
CEGAR: Counterexample-guided Abstraction Refinement Sayan Mitra ECE/CS 584: Embedded System Verification November 13, 2012 Outline Finite State Systems: Abstraction Refinement CEGAR Validation Refinment
More informationIntroduction to Differential Equations. National Chiao Tung University Chun-Jen Tsai 9/14/2011
Introduction to Differential Equations National Chiao Tung Universit Chun-Jen Tsai 9/14/011 Differential Equations Definition: An equation containing the derivatives of one or more dependent variables,
More informationFrom Duration Calculus. (Extended Abstract) zu Kiel, Preuerstr. 1-9, D Kiel, Germany.
From Duration Calculus To Linear Hybrid Automata? (Extended Abstract) Ahmed Bouajjani 1???, Yassine Lakhnech 2??, and Riadh Robbana 1??? 1 VERIMAG, Miniparc-Zirst, Rue Lavoisier 38330 Montbonnot St-Martin,
More informationHybrid Control and Switched Systems. Lecture #6 Reachability
Hbrid Control and Switched Stem Lecture #6 Reachabilit João P. Hepanha Univerit of California at Santa Barbara Summar Review of previou lecture Reachabilit tranition tem reachabilit algorithm backward
More informationTimed Automata with Observers under Energy Constraints
Timed Automata with Observers under Energy Constraints Patricia Bouyer-Decitre Uli Fahrenberg Kim G. Larsen Nicolas Markey LSV, CNRS & ENS Cachan, France Aalborg Universitet, Danmark /9 Introduction The
More informationA Brief Introduction to Model Checking
A Brief Introduction to Model Checking Jan. 18, LIX Page 1 Model Checking A technique for verifying finite state concurrent systems; a benefit on this restriction: largely automatic; a problem to fight:
More informationVerification of Linear Duration Invariants by Model Checking CTL Properties
UNU-IIST International Institute for Software Technology Verification of Linear Duration Invariants by Model Checking CTL Properties Miaomiao Zhang, Dang Van Hung and Zhiming Liu June 2008 UNU-IIST Report
More informationAlgorithms and Data Structures for Efficient Timing Analysis of Asynchronous Real-time Systems
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 1-1-2013 Algorithms and Data Structures for Efficient Timing Analysis of Asynchronous Real-time Systems Yingying
More informationMonotonic Abstraction in Parameterized Verification
Monotonic Abstraction in Parameterized Verification Parosh Aziz Abdulla 1 Department of Information Technology Uppsala University Sweden Giorgio Delzanno 2 Dipartimento Informatica e Scienze dell Informazione
More informationComputing Accumulated Delays in Real-time Systems
Computing Accumulated Delays in Real-time Systems P~jeev Alur 1, Costas Courcoubetis u *, Thomas A. Henzinger 3 ** i AT&T Bell Laboratories, Murray Hill 2 Department of Computer Science, University of
More informationAutomata-theoretic analysis of hybrid systems
Automata-theoretic analysis of hybrid systems Madhavan Mukund SPIC Mathematical Institute 92, G N Chetty Road Chennai 600 017, India Email: madhavan@smi.ernet.in URL: http://www.smi.ernet.in/~madhavan
More informationA Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata
A Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata Sanjit A. Seshia Randal E. Bryant March 2003 CMU-CS-03-117 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationHandout for Adequacy of Solutions Chapter SET ONE The solution to Make a small change in the right hand side vector of the equations
Handout for dequac of Solutions Chapter 04.07 SET ONE The solution to 7.999 4 3.999 Make a small change in the right hand side vector of the equations 7.998 4.00 3.999 4.000 3.999 Make a small change in
More informationAutomated Verification of a Parametric Real-Time Program: The ABR Conformance Protocol
Automated Verification of a Parametric Real-Time Program: The ABR Conformance Protocol Béatrice Bérard and Laurent Fribourg LSV Ecole Normale Supérieure de Cachan & CNRS 61 av. Pdt. Wilson - 94235 Cachan
More informationTowards the Complexity of Controls for Timed Automata with a Small Number of Clocks
Fifth International Conference on Fuzzy Systems and Knowledge Discovery Towards the Complexity of Controls for Timed Automata with a Small Number of Clocks Taolue Chen CWI PO Box 94079, 1090 GB Amsterdam,
More informationSymbolic Reachability Analysis of Lazy Linear Hybrid Automata. Susmit Jha, Bryan Brady and Sanjit A. Seshia
Symbolic Reachability Analysis of Lazy Linear Hybrid Automata Susmit Jha, Bryan Brady and Sanjit A. Seshia Traditional Hybrid Automata Traditional Hybrid Automata do not model delay and finite precision
More information