Formal methods & Tools. UPPAAL Implementation Secrets. Kim Guldstrand Larsen & UCb
|
|
- Britton Moore
- 5 years ago
- Views:
Transcription
1 Formal methods & Tools UPPAAL Implementation Secrets Kim Guldstrand Larsen &
2 Wang Yi Paul Pettersson Johan Bengtsson Fredrik Larsson Alexandre David Tobias Kim G Larsen Gerd Behrman Arne Skou Patricia Bouyer Emmanuel Fleury Carsten Weise Kåre J Kristoffersen Thomas Hune Oliver Möller David Griffioen, Ansgar Fehnker, Frits Vandraager, Klaus Havelund, Theo Ruys, Pedro D Argenio, J-P Katoen, J. Tretmans, Judi Romijn, Ed Brinksma, Franck Cassez, Magnus Lindahl, Francois Laroussinie, Augusto Burgueno, H. Bowmann, D. Latella, M. Massink, G. Faconti, Kristina Lundqvist, Lars Asplund, Justin Pearson... 2
3 Overview Timed Automata (review) UPPAAL 3.2 ( and 4.0) The Early History of UPPAAL The Implementation Secrets of UPPAAL DBMs Minimal Constraint Form CDDs Distributed UPPAAL PW-list, Dynamic sized DBMs, Sharing. Acceleration and Metatransitions Beyond Model Checking 3
4 Timed Automata review Alur & Dill 1990 Action used for synchronization n x<=5 & y>3 a x := 0 m Discrete Trans Clocks: x, y Guard Boolean combination of integer bounds on clocks and clock-differences. Reset Action perfomed on clocks State ( location, x=v, y=u ) where v,u are in R Transitions ( n, x=2.4, y= ) a ( m, x=0, y= ) Delay Trans e(1.1) ( n, x=2.4, y= ) ( n, x=3.5, y= ) 4
5 Timed Automata review Invariants Location Invariants n x<=5 x<=5 & y>3 a x := 0 m y<=10 g4 g1 g2 g3 Clocks: x, y Transitions ( n, x=2.4, y= ) e(3.2) e(1.1) ( n, x=2.4, y= ) ( n, x=3.5, y= ) Invariants ensure progress!! 5
6 The Druzba MUTEX Problem Kim Gerd 6
7 The Druzba MUTEX Problem 7
8 The Druzba MUTEX Problem Using the light as semaphor 8
9 Parallel Composition (a la CCS) l1 x>=2 a! x := 0 m1 y<=4 a?. Two-way Two-way synchronization synchronization on on complementary complementary actions. actions. Closed Closed Systems! Systems! l2 m2 Example transitions (l1, m1,, x=2, y=3.5,..) tau (l2,m2,..,x=0, y=3.5,..) 0.2 (l1,m1,,x=2.2, y=3.7,..) If a URGENT CHANNEL 9
10 The UPPAAL Model = Networks of Timed Automata + Integer Var + Array Var +. l1 x>=2 i==3 a! x := 0 i:=i+4 m1 y<=4 a?. Two-way Two-way synchronization synchronization on on complementary complementary actions. actions. Closed Closed Systems! Systems! l2 m2 Example transitions (l1, m1,, x=2, y=3.5, i=3,..) tau (l2,m2,..,x=0, y=3.5, i=7,..) 0.2 (l1,m1,,x=2.2, y=3.7, I=3,..) If a URGENT CHANNEL 10
11 Train Crossing Stopable Area [10,20] [3,5] Crossing [7,15] Queue River Gate 11
12 Train Crossing Communication via channels and shared variable. Stopable Area appr, stop [10,20] [3,5] leave Crossing [7,15] go el el Queue empty nonempty hd, add,rem Gate River 12
13 UPPAAL 3.2 (and 3.3 & 4.0) Released October 01 Graphical User Interface XML based file format Better syntax-error indicataion Drop-and-drag for transitions Changed menu Verification Engine lines of JAVA code lines of C++ code Restructured (increased flexibility) Normalization-bug fixed More freedom in combing optimization options Deadlock checking Support for more general properties (E[]p, A<>p, p q) 13
14 Case Studies: Protocols Philips Audio Protocol [HS 95, CAV 95, RTSS 95, CAV 96] Collision-Avoidance Protocol [SPIN 95] Bounded Retransmission Protocol [TACAS 97] Bang & Olufsen Audio/Video Protocol [RTSS 97] TDMA Protocol [PRFTS 97] Lip-Synchronization Protocol [FMICS 97] Multimedia Streams [DSVIS 98] ATM ABR Protocol [CAV 99] ABB Fieldbus Protocol [ECRTS 2k] IEEE 1394 Firewire Root Contention (2000) 14
15 Case-Studies: Controllers Gearbox Controller [TACAS 98] Bang & Olufsen Power Controller [RTPS 99,FTRTFT 2k] SIDMAR Steel Production Plant [RTCSA 99, DSVV 2k] Real-Time RCX Control-Programs [ECRTS 2k] Experimental Batch Plant (2000) RCX Production Cell (2000) 15
16 Formal methods & Tools The Early History of UPPAAL
17 Before UPPAAL (=1995) TCCS C b TAV CONCURII TAB EPSILON Wang Yi relaxing UPPAAL , 1. June
18 C b Sävja spring 1995 Mia at Dalaresan 20 UPPAAL , 1. June
19 C b Are we still in Denmark? Mia in the local football club UPPAAL , 1. June
20 C b No!!!! UPPAAL , 1. June 99 The Larsen family searching for beer 6 20
21 First official UPPAAL presentation Wang Yi, TACAS, Aarhus, April 1995 C b UPPAAL , 1. June
22 C b CAV 96, New York David Griffeon and some Scandinavian friends. UPPAAL , 1. June
23 C b FTRTFT 96, Uppsala UPPAAL , 1. June 99 Palle, Per, Thomas, Paul, Jesper, Kim, Wang 13 23
24 UPPAAL C b UPPAAL , 1. June
25 Further Dutch Collaboration C b Pedro D Argenio UPPAAL , 1. June
26 C b RTSS 97 1st RTSS 97 talk, Kluas Havelund Fairmont Hotel, San Francisco UPPAAL , 1. June 99 Breakfast 21 26
27 1st UPPAAL workshop,1998 C b UPPAAL , 1. June
28 HyUPPAAL HUPPAAL PUPPAAL PrUPPAAL DUPAAL CUPPAAL TUPPAAL GUPPAAL 28
29 HyUPPAAL Hybrid HUPPAAL Hierarchical PUPPAAL Parameterized PrUPPAAL Probabilistic DUPAAL Distributed CUPPAAL Cost-optimizing TUPPAAL Testing GUPPAAL Guiding 29
30 Gerd, Alexandre, Johan The Main Implementers 30
31 Summary & Lessons Driven by case-studies Modelling capabilities Improvement of performance Complete rewriting of GUI & Verifier 2-3 times (involving several teams of student programmers). Large involvement of external researchers on casestudies & branches Kernel UPPAAL staff very stable. Common CVS archieve for all variants Frequent exchange visits. 31
32 Formal methods & Tools Implementation Secrets
33 Zones From infinite to finite y State (n, x=3.2, y=2.5 ) y Symbolic state (set) (n, 1 x 4,1 y 3) Zone: conjunction of x-y<=n, x<=>n x x 33
34 Symbolic Transitions n x>3 a y y x x 1<=x<=4 1<=y<=3 delays to conjuncts to y y x x 1<=x, 1<=y -2<=x-y<=3 3<x, 1<=y -2<=x-y<=3 y:=0 projects to 3<x, y=0 m Thus Thus (n,1<=x<=4,1<=y<=3) =a =a => => (m,3<x, y=0) y=0) 34
35 Forward Rechability Init -> Final? Waiting Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else (explore) add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Init Passed UNTIL Waiting = Ø or Final is in Waiting 35
36 Forward Rechability Init -> Final? Waiting Init n,z n,z Passed Final INITIAL Passed := Ø; Waiting := {(n0,z0)} REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else(explore) add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed UNTIL Waiting = Ø or Final is in Waiting 36
37 Forward Rechability Init -> Final? Waiting m,u Final INITIAL Passed := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else/explore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Init Passed UNTIL Waiting = Ø or Final is in Waiting 37
38 Forward Rechability Init -> Final? Waiting m,u Final INITIAL Passed := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else/explore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Init Passed UNTIL Waiting = Ø or Final is in Waiting 38
39 Canonical Datastructure for Zones Difference Bounded Matrices Bellman 58, Dill 89 x1-x2<=4 x1-x2<=4 x2-x1<=10 x2-x1<=10 x3-x1<=2 x3-x1<=2 x2-x3<=2 x2-x3<=2 x0-x1<=3 x0-x1<=3 x3-x0<=5 x3-x0<=5 3 x1 x x2 x3 2 Shortest Path Closure O(n^3) x1 x2 x x3 2 39
40 New Canonical Datastructure Minimal collection of constraints RTSS 1997 x1-x2<=4 x1-x2<=4 x2-x1<=10 x2-x1<=10 x3-x1<=2 x3-x1<=2 x2-x3<=2 x2-x3<=2 x0-x1<=3 x0-x1<=3 x3-x0<=5 x3-x0<=5 3 x1 x x2 x3 2 Shortest Path Closure O(n^3) -4 3 x1 x2 x x3 2 Shortest x1 x2 Path Reduction O(n^3) Space worst O(n^2) 2 practice O(n) x0 x3 40
41 SPACE PERFORMANCE 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 Minimal Constraint Global Reduction Combination 41 Percent Audio Audio w Col B&O Box Sorter M. Plant Fischer 2 Fischer 3 Fischer 4 Fischer 5 Train Crossing
42 TIME PERFORMANCE 2,5 2 1,5 1 0,5 0 Minimal Constraint Global Reduction Combination 42 Percent Audio Audio w Col B&O Box Sorter M. Plant Fischer 2 Fischer 3 Fischer 4 Fischer 5 Train Crossing
43 Shortest Path Reduction 1st attempt Idea w <=w An An edge is is REDUNDANT if if there exists an an alternative path path of of no no greater weight THUS Remove all all redundant edges! Problem v v and and w are are both both redundant Removal of of one one depends on on presence of of other. w Observation: If If no no zero- or or negative cycles then then SAFE to to remove all all redundancies. 43
44 Shortest Path Reduction Solution G: weighted graph 44
45 Shortest Path Reduction Solution G: weighted graph 1. Equivalence classes based on 0-cycles. 45
46 Shortest Path Reduction Solution G: weighted graph 1. Equivalence classes based on 0-cycles. 2. Graph based on representatives. Safe to remove redundant edges 46
47 Shortest Path Reduction Solution G: weighted graph 1. Equivalence classes based on 0-cycles. 2. Graph based on representatives. Safe to remove redundant edges Canonical given order of clocks 3. Shortest Path Reduction = One cycle pr. class + Removal of redundant edges between classes 47
48 Earlier Termination Init -> Final? Waiting m,u Final INITIAL Passed := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - pick (n,z) in Waiting - if for some Z Z (n,z ) in Passed then STOP -else/explore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Init Passed UNTIL Waiting = Ø or Final is in Waiting 48
49 Earlier Termination Init -> Final? Waiting m,u Final INITIAL Passed := Ø; Waiting := {(n0,z0)} n,z n,z REPEAT - pick (n,z) in Waiting - if for some Z Z' Z (n,z ) in Passed then STOP -else/explore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Init Passed UNTIL Waiting = Ø or Final is in Waiting 49
50 Earlier Termination Init -> Final? Waiting m,u Final INITIAL Passed := Ø; Waiting := {(n0,z0)} n,z 1 n,z 2 Init n,z k n,z i Passed Z i REPEAT - pick (n,z) in Waiting - if for some Z' Z (n,z ) in Passed then STOP -else/explore/ add { (m,u) : (n,z) => (m,u) } to Waiting; Add (n,z) to Passed Z UNTIL Waiting = Ø or Final is in Waiting 50
51 Clock Difference Diagrams = Binary Decision Diagrams + Difference Bounded Matrices CAV99 CDD-representations Nodes labeled with differences Maximal sharing of substructures (also across different CDDs) Maximal intervals Linear-time algorithms for set-theoretic operations. NDD s Maler et. al DDD s Møller, Lichtenberg 51
52 SPACE PERFORMANCE 4,5 4 3,5 3 2,5 2 1,5 1 0,5 0 CDD Reduced CDD CDD+BDD 52 Fischer5 Percent Philips Philps col B&O BRP PowerDown1 PowerDown2 Dacapo GearBox Fischer4
53 TIME PERFORMANCE CDD Reduced CDD CDD+BDD 53 Percent Philips Philps col B&O BRP PowerDown1 PowerDown2 Dacapo GearBox Fischer4 Fischer5
54 Distributing UPPAAL Gerd Behrmann, Thomas Hune, Frits Vandraager CAV2k W1 W3? Passed Passed structure structure distributed distributed P1 Check Check in in local local Passed Passed list. list. If Ifnot not present present save, save, explore explore and and distribute distribute P3 W2 W4 P2 Implemented Implemented using using MPI MPI on on SUN SUN Interprise Interprise10000 Beowulf Beowulf cluster cluster P4 54
55 UPPAAL Every 9 month 10 times better performance! Dec 96 Sep 98 3.x 55
56 Hash table Hash table P+W Reachability States Passed list Searching: pop state hash push to passed (inclusion check) successor computation hash push to waiting queue (inclusion check) Alexandre & Gerd with Wang & Kim RT-TOOLS 02 Waiting queue 56
57 Hash table PW Reachability States Waiting queue Unified list Alexandre & Gerd with Wang & Kim RT-TOOLS 02 Searching: pop state reference successor computation hash push to unified list (inclusion check) and append state reference 57
58 Dynamic DBMs & Sharing Alexandre & Gerd with Wang & Kim RT-TOOLS 02 Symbolic State l 1 d 1 Z 1 l 2 d 2 Z 2 l k d k Z k l 1 d 1 Z 1 l 2 d 2 Z 2 l n d n Z n l 1 d 1 Z 1 l 2 d 2 Z 2 l m d m Z m Hashtable Location vector Discrete variable Zone/ DBM Observation :: :: Redundancy 58
59 Dynamic DBMs & Sharing RT-TOOLS 02 l 1 l l 2 l d 1 d 4 d 2 d Z 1 Hashtable Z 2 Z 3 59
60 Dynamic DBMs & Sharing RT-TOOLS 02 l 1 l l 2 l d 1 d 4 d 2 d Z 1 Hashtable Z 2 Z 3 60
61 Dynamic DBMs & Sharing RT-TOOLS 02 l 1 l l 2 l d 1 d 4 d 2 d 3 Hashtable COMING release space impr.: 4x 4x time impr.: 3x 3x Z 1 Z 2 Z 3 61
62 Formal methods & Tools Accelleration & Metatransitions
63 w Martijn Hendriks, TPTS 2002 Different Time Scales Models Typical: Models of scheduled and polling control programs (microseconds) operating in an environment (seconds); e.g. PLC programs or LEGO Mindstorms while(true){ wait(in_1<=light_level); ClearTimer(1); active=1; PlaySound(1); wait(in_1>light_level); Production Cell 63
64 w Martijn Hendriks, TPTS 2002 Different Time Scales Models Typical: Models of scheduled and polling control programs (microseconds) operating in an environment (seconds); e.g. PLC programs or LEGO Mindstorms while(true){ wait(in_1<=light_level); ClearTimer(1); active=1; PlaySound(1); wait(in_1>light_level); Production Cell 64
65 Fragmentation w Martijn Hendriks, TPTS 2002 z: clock of the Environment y: the clock used by Control Program FRAGMENTATION FRAGMENTATION PROBLEM PROBLEM of of Symbolic Symbolic State State Space Space Idea: Idea: accelerate accelerate cycles cycles 65
66 Window w Martijn Hendriks, TPTS 2002 L0, L1, L2 has window [3,7] DEFN WINDOW of of a cycle cycle C =(e =(e 1, 1, ee 2, 2,,, ee k ) k ) is is [a,b] [a,b] iff iff Every Every execution of of C has has accumulated delay delay between a and and b. b For For any any delay delay d between a and and b there there there there exists exists an an execution of of C with with accumulated delay delay d. d. 66
67 w Martijn Hendriks, TPTS 2002 Acceleratable Cycles DEFN Let Let C =(e =(e 1, 1, ee 2, 2,,, ee k ) k ) be be a cycle cycle and and let let y be be a clock. clock. Then Then (C,y) (C,y) is is an an accelaratable cycle cycle if: if: Every Every invariant of of C is is of of the the form form y<=n y<=n (or (or true) true) Every Every guard guard of of C is is of of the the form form y>=m y>=m (or (or true) true) y is is reset reset on on all all ingoing ingoing edges edges to to src(e src(e 1 ) 1 ) THM Every acceleratable cycle has a window 67
68 Exact Acceleration Acceleration of of cycle = Unfolding of of cycle THM 68
69 Exact & Efficient Acceleration Acceleration of of cycle = Unfolding of of cycle THM If If y is is reset reset on on the the first first edge edge in in the the accelerated cycle cycle C, C, then then one oneexecution of of the the appended cycle cycle suffices!! 69
70 Experimental Results On sample LEGO Mindstorm Models: Speed-up-factor: 2-5 With convex-hull: 200 MAIN Questions Which cycles to to accelerate Generalization to to full full model 70
71 Formal methods & Tools Beyond Model Checking
72 Formal methods & Tools optimal Scheduling & CUPPAAL Synthesis of Control Programs w Gerd Behrman, Ed Brinksma, Ansgar Fehnker, Thomas Hune, Paul Pettersson, Judi Romijn, Frits Vaandrager, Henning Dierks, HSCC 01, TACAS 01, CAV 01, AIPS 02,. AMETIST
73 A real-time scheduling problem UNSAFE SAFE Mines At At most 2 crossing at at a time time Need torch Can Can they they make it it within minutes? 73
74 Observation Many scheduling problems can be phrased naturally as reachability problems for timed automata! UNSAFE Mines SAFE UPPAAL 74
75 Steel Production Plant A. Fehnker Hune, Larsen, Pettersson Case study of Esprit-LTR project VHS Physical plant of SIDMAR located in Gent, Belgium. Part between blast furnace and hot rolling mill. Machine 1 Machine 2 Machine 3 Machine 4 Machine 5 Crane B Crane A Lane 2 Buffer Storage Place Lane 1 Objective: model the plant, obtain schedule and control program for plant. Continuos Casting Machine 75
76 Steel Production Plant Input: sequence of steel loads ( pigs ). Crane A Machine 1 Machine 2 Machine 3 Machine 4 Machine 5 Lane 1 Load follows Recipe to become certain quality, e.g: start; T1@10; T2@20; T3@10; T2@10; end within 120. Output: sequence of higher quality steel. Crane B Lane 2 Buffer Storage Place Continuos Casting Machine 76
77 Steel Production Plant Input: sequence of steel loads ( pigs ). Crane A Machine 1 Machine 2 Machine 2 2 Machine 4 Machine Lane 1 Load follows Recipe to become certain quality, e.g: start; T1@10; T2@20; =107 T3@10; T2@10; end within 120. Output: sequence of higher quality steel. Crane B 6 Lane 2 Buffer Storage Continuos Casting Machine 77
78 Steel Production Plant Input: sequence of steel loads ( pigs ). Crane A Machine 1 Machine 2 Machine 2 2 Machine 4 Machine 5 2 Lane 1 Load follows Recipe to obtain certain quality, e.g: start; T1@10; T2@20; =127 T3@10; T2@10; end within 120. Output: sequence of higher quality steel. 16 Crane B Lane 2 Buffer Storage Continuos Casting Machine 78
79 A single single load load (part (part of) of) Crane CraneB 79
80 Experiment A l l G u i d e s S o m e G u i d e s N o G u i d e s n B F S D F S B S H B F S D F S B S H B F S D F S B S H s M B s M B s M B s M B s M B s M B s M B s M B s M B 1 0,1 0,9 0,1 0,9 0,1 0,9 0,1 0,9 0,1 0,9 0,1 0,9 3,2 6,1 0,8 2, ,4 36,4 0,1 1 0,1 1, ,4 7,8 7,8 1, ,5 36, ,2 6,5 3,4 1, ,4 92, , ,2 4,6 1, ,2 5,5 2, ,3 25,3 16,1 9, ,6 51,2 48,1 22, ,8 89, , ,2 83, , BFS = breadth-first search, DFS = depth-first search, BSH = bit-state hashing, - = requires >2h (on 450MHz Pentium III), >256 MB, or suitable hash-table size was not found. System size: 2n+5 automata and 3n+3 clocks, if n=35: 75 automata and 108 clocks. Schedule generated for n=60 on Sun Ultra with 2x300MHz with 1024MB in 2257s. 80
81 LEGO Plant Model LEGO RCX Mindstorms. Local controllers with control programs. IR protocol for remote invocation of programs. Central controller. crane a m1 m2 m3 m4 buffer storage casting m5 crane b central controller Synthesis 81
82 LEGO Plant Model Belt/Machine Unit. 82
83 UNSAFE EXAMPLE: Optimal rescue plan for important persons (Presidents and Actors) Mines SAFE GORE CLINTON BUSH DIAZ 3 10 OPTIMAL PLAN HAS ACCUMULATED COST=195 and TOTAL TIME=65! 83
84 Experiments MC Order COST-rates G 5 C 10 B 20 D 25 SCHEDULE COST TIME #Expl #Pop d Min Time CG> G< BD> C< CG> CG> G< BG> G< GD> GD> G< CG> G< BG> CG> G< BD> C< CG> CD> C< CB> C< CG> BD> B< CB> C< CG> time<
85 Example: Aircraft Landing cost e*(t-t) E d+l*(t-t) T L t E earliest landing time T target time L latest time e cost rate for being early l cost rate for being late d fixed cost for being late Planes have to keep separation distance to avoid turbulences caused by preceding planes Runway 85
86 Example: Aircraft Landing x <= 5 x >= 4 x=5 land! cost+=2 x <= 5 x <= 9 cost =3 cost =1 x=5 land! 4 earliest landing time 5 target time 9 latest time 3 cost rate for being early 1 cost rate for being late 2 fixed cost for being late Planes have to keep separation distance to avoid turbulences caused by preceding planes Runway 86
87 Aircraft Landing Source of examples: Baesley et al
88 Future Work & Open Problems Datastructures for fully symbolic, efficient exploration Partial order reduction Exploitation of symmetries Distributed checking of full TCTL Efficient use of disk Extension of acceleration techniques Application of abstract interpretation 88
89 Formal methods & Tools END
90 Relevant Workshops RT-Tools affiliated with FLOC, July 2002 MTCS: Models for Time-Criticial Systems, CONCUR, August 2002 PDMC: Parallel and Distributed Model Checking, CONCUR, August
91 The State Explosion Problem Sys a a a a b c b c b c b c sat ϕ a a a a b c b c b c b c Model-checking is is either EXPTIME-complete or or PSPACE-complete (for TA s this is is true even for for a single TA) 91
92 Abstraction Sys a a a a b c b c b c b c sat ϕ a a a a b c b c b c b c Abs REDUCE TO Preserving safety properties sat ϕ Abs sat ϕ Sys sat Sys ϕ Abs 92
93 Compositionality Sys b a a c b a a c b a a c b a a c Sys 1 Sys 1 Sys2 Sys 2 Abs 1 Abs2 Abs 1 Abs 2 b c b c b c b c Sys 1 Sys 2 Abs 1 Abs Sys 1 Sys 2 Abs Abs Abs1 Abs2 Abs Sys Abs
94 Timed Simulation T 1 T R St a) (s St,t if there is a relation 0 2 ) R s.t. b) Whenever (s, t) R then - if s a s' then t a t' st. (s',t') R - if s s' then e( d ) t e( d ) t' st. (s',t') R * * * * preserves safety properties is preserved by parallel composition is decidable If T2 is determistic then T1 T2 may be reduced to a reachability question for T 1 Test(T 2 ) UPPAAL 94
95 Timed Simulation T 1 T - 2 if if there is a a relation * preserves safety properties R St1 St 2 s.t. Applied to a) (s 0,t 0 ) R * is preserved by parallel composition IEEE 1394a Root contention protocol b) Whenever (s, t) R then (Simons, Stoelinga) - if s s' then * is decidable t B&O a t' st. Power (s',t') Down R Protocol s s' then (Ejersbo, Larsen, * If T2Skou, is determistic FTRTFT2k) then T1 T2 e( d ) t e( d ) t' st. (s',t') R may be reduced to a reachability question for T Test(T ) Modifications identified when urgency and shared integers 1 UPPAAL 2 95
Symbolic Real Time Model Checking. Kim G Larsen
Smbolic Real Time Model Checking Kim G Larsen Overview Timed Automata Decidabilit Results The UPPAAL Verification Engine Datastructures for zones Liveness Checking Algorithm Abstraction and Compositionalit
More informationTimed Automata lllllllllll Decidability Results
Timed Automata lllllllllll Decidability Results Decidability? a c b OBSTACLE: Uncountably infinite state space Reachable? Stable Quotient Partitioning a c b y y x Reachable? x Stable Quotient Partitioning
More informationFrom Timed Automata to Stochastic Hybrid Games
From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Evaluation and Synthesis Kim G. Larsen Aalborg University, DENMARK Aalborg Aalborg Aarhus Copenhagen Aalborg University leading
More informationModel-based. Verification, Optimization, Synthesis and Performance Evaluation of Real-Time Systems. Kim G. Larsen Aalborg University, DENMARK
Model-based Verification, Optimization, Synthesis and Performance Evaluation of Real-Time Systems Kim G. Larsen Aalborg University, DENMARK Timed Automata.. and Prices, Games, Probabilities Kim G. Larsen
More informationOptimal Scheduling and Controller Synthesis. Kim G. Larsen
Optimal Scheduling and Controller Synthesis Kim G. Larsen Collaborators Informationsteknologi @UPPsala Wang Yi Paul Pettersson John Håkansson Anders Hessel Pavel Krcal Leonid Mokrushin Shi Xiaochun @Elsewhere
More informationOptimal & Real Time Scheduling. using Model Checking Technology. Kim G. Larsen
Optimal & Real Time Scheduling using Model Checking Technology Kim G. Larsen AIPS a partial observation New community New faces New techniques April 2002 June 2005 IST-2001-35304 Academic partners: Nijmegen
More informationVerification, Performance Analysis and Controller Synthesis of Real Time Systems. using UPPAAL. Kim Guldstrand Larsen
Verification, Performance Analysis and Controller Synthesis of Real Time Systems using UPPAAL Kim Guldstrand Larsen UPPAAL Branches Real Time Verification Real Time Scheduling & Performance Evaluation
More informationUPPAAL tutorial What s inside UPPAAL The UPPAAL input languages
UPPAAL tutorial What s inside UPPAAL The UPPAAL inut languages 1 UPPAAL tool Develoed jointly by Usala & Aalborg University >>8,000 downloads since 1999 1 UPPAAL Tool Simulation Modeling Verification 3
More informationFrom Timed Automata to Stochastic Hybrid Games
From Timed Automata to Stochastic Hybrid Games Model Checking, Performance Analysis, Optimization, Synthesis, and Machine Learning Kim G. Larsen Aalborg University, DENMARK CISS Center For Embedded Software
More informationModelling Real-Time Systems. Henrik Ejersbo Jensen Aalborg University
Modelling Real-Time Systems Henrik Ejersbo Jensen Aalborg University Hybrid & Real Time Systems Control Theory Plant Continuous sensors actuators Task TaskTask Controller Program Discrete Computer Science
More informationAn introduction to Uppaal and Timed Automata MVP5 1
An introduction to Uppaal and Timed Automata MVP5 1 What is Uppaal? (http://www.uppaal.com/) A simple graphical interface for drawing extended finite state machines (automatons + shared variables A graphical
More informationPatricia Bouyer-Decitre. Nicolas Markey
Real-Time Model Checking Patricia Bouyer-Decitre Kim G. Larsen Nicolas Markey Timed Automata.. and Prices and Games Patricia Bouyer-Decitre Kim G. Larsen Nicolas Markey Model Checking System Description
More informationEnergy Centric Quantitative Model Checking
Energy Centric Quantitative Model Checking Kim G. Larsen Aalborg University DENMARK Axel Legay Inria FRANCE Partners Aalborg University, DK Kim G Larsen RWTH Aachen University, D Joost-Pieter Katoen Inria,
More informationDistributing Timed Model Checking How the Search Order Matters
Distributing Timed Model Checking How the Search Order Matters Gerd Behrmann 1, Thomas Hune 2, and Frits Vaandrager 3 1 Basic Research in Computer Science, Aalborg University Frederik Bajersvej 7E, 9220
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationQEES lecture 5. Timed Automata. Welcome. Marielle Stoelinga Formal Methods & Tools
QEES lecture 5 Timed Automata Welcome Marielle Stoelinga Formal Methods & Tools Agenda 1. Solution to exercises 2. Timed Automata @ QEES content of 4 lectures 3. Formal definitions 4. Work on Assignment:
More informationController Synthesis with UPPAAL-TIGA. Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin
Controller Synthesis with UPPAAL-TIGA Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin Overview Timed Games. Algorithm (CONCUR 05). Strategies. Code generation. Architecture
More informationLiveness in L/U-Parametric Timed Automata
Liveness in L/U-Parametric Timed Automata Étienne André and Didier Lime [AL17] Université Paris 13, LIPN and École Centrale de Nantes, LS2N Highlights, 14 September 2017, London, England Étienne André
More informationMinimum-Cost Reachability for. Priced Timed Automata?
Minimum-Cost Reachability for Priced Timed Automata? Gerd Behrmann 1, Ansgar Fehnker 3, Thomas Hune 2, Kim Larsen 1 Paul Pettersson 4, Judi Romijn 3, and Frits Vaandrager 3 1 Basic Research in Computer
More informationReachability-Time Games on Timed Automata (Extended Abstract)
Reachability-Time Games on Timed Automata (Extended Abstract) Marcin Jurdziński and Ashutosh Trivedi Department of Computer Science, University of Warwick, UK Abstract. In a reachability-time game, players
More informationBRICS. Efficient Timed Reachability Analysis using Clock Difference Diagrams
BRICS Basic Research in Computer Science BRICS RS-98-47 Behrmann et al.: Efficient Timed Reachability Analysis using Clock Difference Diagrams Efficient Timed Reachability Analysis using Clock Difference
More informationDirected Model Checking (not only) for Timed Automata
Directed Model Checking (not only) for Timed Automata Sebastian Kupferschmid March, 2010 Model Checking Motivation Embedded Systems Omnipresent Safety relevant systems Pentium bug Ariane 5 Errors can be
More informationLayered Composition for Timed Automata
Layered Composition for Timed Automata Ernst-Rüdiger Olderog and Mani Swaminathan Department of Computing Science University of Oldenburg, Germany {olderog, mani.swaminathan}@informatik.uni-oldenburg.de
More informationTimed Automata with Observers under Energy Constraints
Timed Automata with Observers under Energy Constraints Patricia Bouyer-Decitre Uli Fahrenberg Kim G. Larsen Nicolas Markey LSV, CNRS & ENS Cachan, France Aalborg Universitet, Danmark /9 Introduction The
More informationTimed Automata VINO 2011
Timed Automata VINO 2011 VeriDis Group - LORIA July 18, 2011 Content 1 Introduction 2 Timed Automata 3 Networks of timed automata Motivation Formalism for modeling and verification of real-time systems.
More informationJob-Shop Scheduling Using Timed Automata
Job-Shop Scheduling Using Timed Automata Yasmina Abdeddaïm and Oded Maler Verimag, CentreEquation 2, av. de Vignate 3861 Gières, France {Yasmina.Abdeddaim,Oded.Maler}@imag.fr Abstract. In this paper we
More informationfor System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis UC Berkeley EECS 144/244 Fall 2013 Copyright 2013, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis All rights
More informationKim Guldstrand Larsen DENMARK
Quantitative Modal Transition Systems Kim Guldstrand Larsen Aalborg University Aalborg University, DENMARK The Early Days Edinburgh 83-85 Kim Larsen [2] Milner Symposium, Edinburgh, April 16-18, 2012 Original
More informationAdding Symmetry Reduction to Uppaal
Adding Symmetry Reduction to Uppaal Martijn Hendriks 1 Gerd Behrmann 2 Kim Larsen 2 Peter Niebert 3 Frits Vaandrager 1 1 Nijmegen Institute for Computing and Information Sciences, University of Nijmegen,
More informationUsing non-convex approximations for efficient analysis of timed automata: Extended version
Using non-convex approximations for efficient analysis of timed automata: Extended version Frédéric Herbreteau, D. Kini, B. Srivathsan, Igor Walukiewicz To cite this version: Frédéric Herbreteau, D. Kini,
More informationLanguage Emptiness of Continuous-Time Parametric Timed Automata
Language Emptiness of Continuous-Time Parametric Timed Automata Nikola Beneš 1, Peter Bezděk 1, Kim G. Larsen 2, and Jiří Srba 2 1 Faculty of Informatics, Masaryk University Brno, Czech Republic 2 Department
More informationTimed Automata: Semantics, Algorithms and Tools
Timed Automata: Semantics, Algorithms and Tools Johan Bengtsson and Wang Yi Uppsala University {johanb,yi}@it.uu.se Abstract. This chapter is to provide a tutorial and pointers to results and related work
More informationLecture 11: Timed Automata
Real-Time Systems Lecture 11: Timed Automata 2014-07-01 11 2014-07-01 main Dr. Bernd Westphal Albert-Ludwigs-Universität Freiburg, Germany Contents & Goals Last Lecture: DC (un)decidability This Lecture:
More informationState-Space Exploration. Stavros Tripakis University of California, Berkeley
EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2014 State-Space Exploration Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE
More informationReal-Time Systems. Lecture 10: Timed Automata Dr. Bernd Westphal. Albert-Ludwigs-Universität Freiburg, Germany main
Real-Time Systems Lecture 10: Timed Automata 2013-06-04 10 2013-06-04 main Dr. Bernd Westphal Albert-Ludwigs-Universität Freiburg, Germany Contents & Goals Last Lecture: PLC, PLC automata This Lecture:
More informationRobustness and Implementability of Timed Automata
Robustness and Implementability of Timed Automata Martin De Wulf, Laurent Doyen, Nicolas Markey, and Jean-François Raskin Computer Science Departement, Université Libre de Bruxelles, Belgium Abstract.
More informationAlgorithms and Data Structures for Efficient Timing Analysis of Asynchronous Real-time Systems
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 1-1-2013 Algorithms and Data Structures for Efficient Timing Analysis of Asynchronous Real-time Systems Yingying
More informationSFM-11:CONNECT Summer School, Bertinoro, June 2011
SFM-:CONNECT Summer School, Bertinoro, June 20 EU-FP7: CONNECT LSCITS/PSS VERIWARE Part 3 Markov decision processes Overview Lectures and 2: Introduction 2 Discrete-time Markov chains 3 Markov decision
More informationlarge systems, and this might lead in the future to better algorithms for certain classes of scheduling problems. Even if they do not contribute to im
Job-Shop Scheduling using Timed Automata Yasmina Abdeddam and Oded Maler Verimag, Centre Equation, 2, av. de Vignate 3861 Gieres, France Yasmina.Abdeddaim@imag.fr Oded.Maler@imag.fr Abstract. In this paper
More informationMODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS
TKK Reports in Information and Computer Science Espoo 2008 TKK-ICS-R3 MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS Jussi Lahtinen ABTEKNILLINEN KORKEAKOULU TEKNISKA HÖGSKOLAN HELSINKI UNIVERSITY OF
More informationEfficient Model-Checking of Weighted CTL with Upper-Bound Constraints
Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Efficient Model-Checking of Weighted CTL with Upper-Bound Constraints Jonas Finnemann Jensen, Kim Guldstrand Larsen,
More informationVerification and Performance Evaluation of Timed Game Strategies
Verification and Performance Evaluation of Timed Game Strategies Alexandre David 1, Huixing Fang 2, Kim G. Larsen 1, and Zhengkui Zhang 1 1 Department of Computer Science, Aalborg University, Denmark {adavid,kgl,zhzhang}@cs.aau.dk
More informationarxiv: v1 [cs.lo] 1 Feb 2016
Symbolic Optimal Reachability in Weighted Timed Automata Patricia Bouyer, Maximilien Colange, and Nicolas Markey LSV CNRS ENS Cachan arxiv:1602.00481v1 [cs.lo] 1 Feb 2016 Abstract. Weighted timed automata
More informationPartial Order Reductions for Timed Systems
Partial Order Reductions for Timed Systems Johan Bengtsson 1 Bengt Jonsson 1 Johan Lilius 2 Wang Yi 1 1 Department of Computer Systems, Uppsala University, Sweden. Email: {bengt,johanb,yi}@docs.uu.se 2
More informationRobust Controller Synthesis in Timed Automata
Robust Controller Synthesis in Timed Automata Ocan Sankur LSV, ENS Cachan & CNRS Joint with Patricia Bouyer, Nicolas Markey, Pierre-Alain Reynier. Ocan Sankur (ENS Cachan) Robust Control in Timed Automata
More informationAnalysis of a Boost Converter Circuit Using Linear Hybrid Automata
Analysis of a Boost Converter Circuit Using Linear Hybrid Automata Ulrich Kühne LSV ENS de Cachan, 94235 Cachan Cedex, France, kuehne@lsv.ens-cachan.fr 1 Introduction Boost converter circuits are an important
More informationControl Synthesis of Discrete Manufacturing Systems using Timed Finite Automata
Control Synthesis of Discrete Manufacturing Systems using Timed Finite utomata JROSLV FOGEL Institute of Informatics Slovak cademy of Sciences ratislav Dúbravská 9, SLOVK REPULIC bstract: - n application
More informationHeuristic Guided Model-Checking of Real-Time Systems
Heuristic Guided Model-Checking of Real-Time Systems Henning Dierks University of Oldenburg, Department of Computer Science, P.O.Box 2503, 26111 Oldenburg, Germany, Abstract. We present an approach to
More informationLower-Bound Constrained Runs in Weighted Timed Automata
Lower-Bound Constrained Runs in Weighted Timed Automata Patricia Bouyer LSV ENS Cachan & CNRS Email: bouyer@lsv.ens-cachan.fr Kim G. Larsen Dept. Computer Science Aalborg. Email:kgl@cs.aau.dk Nicolas Markey
More informationSpecification and Model Checking of Temporal Properties in Time Petri Nets and Timed Automata
Specification and Model Checking of Temporal Properties in Time Petri Nets and Timed Automata WOJCIECH PENCZEK ICS PAS, Warsaw, Poland joint work with Agata Półrola University of Lodz, Poland Many thanks
More informationFolk Theorems on the Determinization and Minimization of Timed Automata
Folk Theorems on the Determinization and Minimization of Timed Automata Stavros Tripakis VERIMAG Centre Equation 2, avenue de Vignate, 38610 Gières, France www-verimag.imag.fr Abstract. Timed automata
More informationUnbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods
Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Sanjit A. Seshia and Randal E. Bryant Computer Science Department Carnegie Mellon University Verifying Timed Embedded Systems
More informationRobust Reachability in Timed Automata: A Game-based Approach
Robust Reachability in Timed Automata: A Game-based Approach Patricia Bouyer, Nicolas Markey, and Ocan Sankur LSV, CNRS & ENS Cachan, France. {bouyer,markey,sankur}@lsv.ens-cachan.fr Abstract. Reachability
More informationTimed Automata. Semantics, Algorithms and Tools. Zhou Huaiyang
Timed Automata Semantics, Algorithms and Tools Zhou Huaiyang Agenda } Introduction } Timed Automata } Formal Syntax } Operational Semantics } Verification Problems } Symbolic Semantics & Verification }
More informationTime(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA
Time(d) Petri Net Serge Haddad LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA haddad@lsv.ens-cachan.fr Petri Nets 2016, June 20th 2016 1 Time and Petri Nets 2 Time Petri Net: Syntax and Semantic
More informationIMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata
ICTAC 09 IMITATOR: A Tool for Synthesizing Constraints on Timing Bounds of Timed Automata Étienne ANDRÉ Laboratoire Spécification et Vérification LSV, ENS de Cachan & CNRS Étienne ANDRÉ (LSV) ICTAC 09
More informationBehavioral Cartography of Timed Automata
Behavioral Cartography of Timed Automata Étienne André and Laurent Fribourg LSV ENS de Cachan & CNRS, France Abstract. We aim at finding a set of timing parameters for which a given timed automaton has
More informationMoby/RT: A Tool for Specification and Verification of Real-Time Systems
Moby/RT: A Tool for Specification and Verification of Real-Time Systems Ernst-Rüdiger Olderog (Department of Computing Science University of Oldenburg olderog@informatik.uni-oldenburg.de) Henning Dierks
More informationModel Checking Timed Automata
Model Checking Timed Automata Techniques and Applications Martijn Hendriks Copyright c 2006 Martijn Hendriks, Oosterhout, The Netherlands ISBN 90-9020378-8 IPA dissertation series 2006-06 Typeset with
More informationSymbolic Model Checking
Symbolic Model Checking Ken McMillan 90 Randal Bryant 86 Binary Decision Diagrams 1 Combinatorial Circuits 2 Combinatorial Problems Sudoku Eight Queen 3 Control Programs A Train Simulator, visualstate
More informationTheoretical Foundations of the UML
Theoretical Foundations of the UML Lecture 17+18: A Logic for MSCs Joost-Pieter Katoen Lehrstuhl für Informatik 2 Software Modeling and Verification Group moves.rwth-aachen.de/teaching/ws-1718/fuml/ 5.
More information1 Algebraic Methods. 1.1 Gröbner Bases Applied to SAT
1 Algebraic Methods In an algebraic system Boolean constraints are expressed as a system of algebraic equations or inequalities which has a solution if and only if the constraints are satisfiable. Equations
More informationSanjit A. Seshia EECS, UC Berkeley
EECS 219C: Computer-Aided Verification Explicit-State Model Checking: Additional Material Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: G. Holzmann Checking if M satisfies : Steps 1. Compute Buchi
More informationHourglass Automata. Yuki Osada, Tim French, Mark Reynolds, and Harry Smallbone
Hourglass Automata Yuki Osada, Tim French, Mark Reynolds, and Harry Smallbone The University of Western Australia. yuki.osada@research.uwa.edu.au, {tim.french,mark.reynolds}@uwa.edu.au, 21306592@student.uwa.edu.au
More informationAppendix A Prototypes Models
Appendix A Prototypes Models This appendix describes the model of the prototypes used in Chap. 3. These mathematical models can also be found in the Student Handout by Quanser. A.1 The QUANSER SRV-02 Setup
More informationThe algorithmic analysis of hybrid system
The algorithmic analysis of hybrid system Authors: R.Alur, C. Courcoubetis etc. Course teacher: Prof. Ugo Buy Xin Li, Huiyong Xiao Nov. 13, 2002 Summary What s a hybrid system? Definition of Hybrid Automaton
More informationSymbolic Quantitative Robustness Analysis of Timed Automata
Symbolic Quantitative Robustness Analysis of Timed Automata Ocan Sankur To cite this version: Ocan Sankur. Symbolic Quantitative Robustness Analysis of Timed Automata. Tools and Algorithms for the Construction
More informationmodels, languages, dynamics Eugene Asarin PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics LIAFA - University Paris Diderot and CNRS
models, s, LIAFA - University Paris Diderot and CNRS PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics Context A model for verification of real-time systems Invented by Alur and Dill in early
More informationCEGAR:Counterexample-Guided Abstraction Refinement
CEGAR: Counterexample-guided Abstraction Refinement Sayan Mitra ECE/CS 584: Embedded System Verification November 13, 2012 Outline Finite State Systems: Abstraction Refinement CEGAR Validation Refinment
More informationRecent results on Timed Systems
Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.
More informationDecision Problems for Parametric Timed Automata
Decision Problems for Parametric Timed Automata Étienne André 1,2, Didier Lime 1, and Olivier H. Roux 1 1 École Centrale de Nantes, IRCCyN, CNRS, UMR 6597, France 2 Université Paris 13, Sorbonne Paris
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationClock Matrix Diagrams
Clock Matrix Diagrams U N I V E R S I T A S S A R A V I E N I S S Bachelor s Thesis Daniel Fass daniel@react.cs.uni-sb.de Reactive Systems Group Department of Computer Science Universität des Saarlandes
More informationSafety-Critical Medical Device Development Using the UPP2SF Model
University of Pennsylvania ScholarlyCommons Departmental Papers (CIS) Department of Computer & Information Science 2014 Safety-Critical Medical Device Development Using the UPP2SF Model Miroslav Pajic
More informationAbstractions and Decision Procedures for Effective Software Model Checking
Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture
More informationStochastic, Hybrid and Real-Time Systems: From Foundations To Applications with Modest
LCCC WORKSHOP 2013, LUND Stochastic, Hybrid and Real-Time Systems: From Foundations To Applications with Modest, Arnd Hartmanns Saarland University, Germany based on joint work with Jonathan Bogdoll, Henrik
More informationTIMED automata, introduced by Alur and Dill in [3], have
1 Language Inclusion Checking of Timed Automata with Non-Zenoness Xinyu Wang, Jun Sun, Ting Wang, and Shengchao Qin Abstract Given a timed automaton P modeling an implementation and a timed automaton S
More informationAn Introduction to Timed Automata
An Introduction to Timed Automata Patricia Bouer LSV CNRS & ENS de Cachan 6, avenue du Président Wilson 943 Cachan France email: bouer@lsv.ens-cachan.fr Introduction Explicit timing constraints are naturall
More informationTime and Timed Petri Nets
Time and Timed Petri Nets Serge Haddad LSV ENS Cachan & CNRS & INRIA haddad@lsv.ens-cachan.fr DISC 11, June 9th 2011 1 Time and Petri Nets 2 Timed Models 3 Expressiveness 4 Analysis 1/36 Outline 1 Time
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationChapter 4: Computation tree logic
INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification
More informationTimed Games and. Stochastic Priced Timed Games
STRATEGO Timed Games and TIGA Stochastic Priced Timed Games Synthesis & Machine Learning Kim G. Larsen Aalborg University DENMARK Overview Timed Automata Decidability (regions) Symbolic Verification (zones)
More informationA Brief Introduction to Model Checking
A Brief Introduction to Model Checking Jan. 18, LIX Page 1 Model Checking A technique for verifying finite state concurrent systems; a benefit on this restriction: largely automatic; a problem to fight:
More informationmodels based on maximality semantics present concurrent actions differently from choice [11], because of non atomicity of actions. These models advoca
Maximality-based Region Graph: a Novel Alternative Riadh MATMAT Ilham KITOUNI Souad GUELLATI D-Eddine SAIDOUNI, MISC Laboratory, Constantine 2 University, 25000, Algeria {matmat; kitouni; guellati; saidouni}@misc-umc.org
More informationDES. 4. Petri Nets. Introduction. Different Classes of Petri Net. Petri net properties. Analysis of Petri net models
4. Petri Nets Introduction Different Classes of Petri Net Petri net properties Analysis of Petri net models 1 Petri Nets C.A Petri, TU Darmstadt, 1962 A mathematical and graphical modeling method. Describe
More informationSymbolic Reachability Analysis of Lazy Linear Hybrid Automata. Susmit Jha, Bryan Brady and Sanjit A. Seshia
Symbolic Reachability Analysis of Lazy Linear Hybrid Automata Susmit Jha, Bryan Brady and Sanjit A. Seshia Traditional Hybrid Automata Traditional Hybrid Automata do not model delay and finite precision
More informationModel Checking Linear Duration Invariants of Networks of Automata
Model Checking Linear Duration Invariants of Networks of Automata Miaomiao Zhang 1, Zhiming Liu 2, and Naijun Zhan 3 1 School of Software Engineering, Tongji University, Shanghai, China miaomiao@tongji.edu.cn
More informationZone-Based Reachability Analysis of Dense-Timed Pushdown Automata
IT 12 034 Examensarbete 15 hp Juli 2012 Zone-Based Reachability Analysis of Dense-Timed Pushdown Automata Kristiina Ausmees Institutionen för informationsteknologi Department of Information Technology
More informationOperational and Logical Semantics. for Polling Real-Time Systems? Vaandrager 1. Abstract. PLC-Automata are a class of real-time automata suitable
Operational and Logical Semantics for Polling Real-Time Systems? Henning Dierks 2;??, Ansgar Fehnker 1;???, Angelika Mader 1;y, and Frits Vaandrager 1 1 Computing Science Institute, University of Nijmegen,
More informationA Modal Specification Theory for Timing Variability
University of Pennsylvania ScholarlyCommons Technical Reports (CIS) Department of Computer & Information Science 11-13-2013 A Modal Specification Theory for Timing Variability Andrew King University of
More informationDecentralized Control of Discrete Event Systems with Bounded or Unbounded Delay Communication
Decentralized Control of Discrete Event Systems with Bounded or Unbounded Delay Communication Stavros Tripakis Abstract We introduce problems of decentralized control with communication, where we explicitly
More informationSpecifying Urgency in Timed I/O Automata
Specifying Urgency in Timed I/O Automata Biniam Gebremichael Frits Vaandrager Institute for Computing and Information Sciences Radboud University Nijmegen, The Netherlands {B.Gebremichael,F.Vaandrager}@cs.ru.nl
More informationLecture 7 Synthesis of Reactive Control Protocols
Lecture 7 Synthesis of Reactive Control Protocols Richard M. Murray Nok Wongpiromsarn Ufuk Topcu California Institute of Technology AFRL, 25 April 2012 Outline Review: networked control systems and cooperative
More informationHybrid systems and computer science a short tutorial
Hybrid systems and computer science a short tutorial Eugene Asarin Université Paris 7 - LIAFA SFM 04 - RT, Bertinoro p. 1/4 Introductory equations Hybrid Systems = Discrete+Continuous SFM 04 - RT, Bertinoro
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationLaboratoire Spécification & Vérification. Language Preservation Problems in Parametric Timed Automata. Étienne André and Nicolas Markey
Language Preservation Problems in Parametric Timed Automata Étienne André and Nicolas Markey June 2015 Research report LSV-15-05 (Version 1) Laboratoire Spécification & Vérification École Normale Supérieure
More informationCS256/Winter 2009 Lecture #1. Zohar Manna. Instructor: Zohar Manna Office hours: by appointment
CS256/Winter 2009 Lecture #1 Zohar Manna FORMAL METHODS FOR REACTIVE SYSTEMS Instructor: Zohar Manna Email: manna@cs.stanford.edu Office hours: by appointment TA: Boyu Wang Email: wangboyu@stanford.edu
More informationLecture 6: Reachability Analysis of Timed and Hybrid Automata
University of Illinois at Urbana-Champaign Lecture 6: Reachability Analysis of Timed and Hybrid Automata Sayan Mitra Special Classes of Hybrid Automata Timed Automata ß Rectangular Initialized HA Rectangular
More informationTimed Control with Observation Based and Stuttering Invariant Strategies
Author manuscript, published in "5th Int. Symp. on Automated Technology for Verification and Analysis (ATVA'07) 4762 (2007) 307--321" Timed Control with Observation Based and Stuttering Invariant Strategies
More information