Specification and Model Checking of Temporal Properties in Time Petri Nets and Timed Automata
|
|
- Dana McCormick
- 5 years ago
- Views:
Transcription
1 Specification and Model Checking of Temporal Properties in Time Petri Nets and Timed Automata WOJCIECH PENCZEK ICS PAS, Warsaw, Poland joint work with Agata Półrola University of Lodz, Poland Many thanks to members of the Verics group: M Szreter, B Woźna, AZbrzezny ATPN 04, Invited talk, Bologna, June 2004 p147
2 Outline Time Petri nets TPNs Timed automata TA Timed temporal logics: CTL, CTL, TCTL Verification methods for TPNs: state class approaches From TPNs to TA Verification methods for TA: partitioning and SAT-based approaches Experimental results for verifying TPNs directly and TPNs via TA ATPN 04, Invited talk, Bologna, June 2004 p247
3 Some history Timed extensions of Petri nets: Timed Petri nets Time Petri nets [Ramchandani 74] [Merlin, Farber 76] Timed extensions of automata theory: Timed automata [Alur,Dill 90] Hybrid automata [Alur, Courcoubetis, Henzinger, Ho 93; Nicollin, Olivero, Sifakis, Yovine 93] ATPN 04, Invited talk, Bologna, June 2004 p347
4 Time Petri nets - an example p1 t1 p3 p5 t4 p7 [1,2] [0,0] t3 [1,2] t2 t5 p2 [0,3] p4 p6 [1,2] p8 ATPN 04, Invited talk, Bologna, June 2004 p447
5 Time Petri nets - definition A time Petri net TPN: N = P, T, F R, Eft, Lft, m 0, where P = {p 1,, p np } - a finite set of places, T = {t 1,, t nt } - a finite set of transitions, F R P T T P - the flow relation, Eft : T IN, Lft : T IN { } - the earliest and the latest firing time of the transitions; Eftt Lftt, m 0 P - the initial marking of N ATPN 04, Invited talk, Bologna, June 2004 p547
6 TPNs - some definitions t = {p P p, t F R} - a preset of t T, t = {p P t, p F R} - a postset of t T, a marking of N - any subset m P, a transition t T is enabled at m m[t for short if t m and t m \ t =, enm = {t T m[t } ATPN 04, Invited talk, Bologna, June 2004 p647
7 Concrete states of TPNs: clock approach A concrete state of a net - a pair σ = m, clock, where m - a marking, clock - values of clocks σ 0 = m 0, 0,, 0 - an initial state ATPN 04, Invited talk, Bologna, June 2004 p747
8 Concrete states of TPNs: clock approach A concrete state of a net - a pair σ = m, clock, where m - a marking, clock - values of clocks σ 0 = m 0, 0,, 0 - an initial state Clocks can be associated with: transitions, places, or processes of a distributed net ATPN 04, Invited talk, Bologna, June 2004 p747
9 Concrete states of TPNs: clock approach A concrete state of a net - a pair σ = m, clock, where m - a marking, clock - values of clocks σ 0 = m 0, 0,, 0 - an initial state Clocks can be associated with: transitions, places, or processes of a distributed net Concrete states change because of: firing of a transition σ t c σ, t T, passing some time which does not disable any enabled transition σ τ c σ ATPN 04, Invited talk, Bologna, June 2004 p747
10 Concrete states of TPNs: clock approach A concrete state of a net - a pair σ = m, clock, where m - a marking, clock - values of clocks σ 0 = m 0, 0,, 0 - an initial state Clocks can be associated with: transitions, places, or processes of a distributed net Concrete states change because of: firing of a transition σ t c σ, t T, passing some time which does not disable any enabled transition σ τ c σ Discrete transition relation: σ t d σ iff σ τ c t τ c c σ, t T ATPN 04, Invited talk, Bologna, June 2004 p747
11 Concrete states of TPNs: firing interval approach A concrete state of a net - a pair σ F = m, f, where m - a marking, and f - firing interval function assigning to each t enm the timing interval in which t can fire σ 0 F = m 0, f 0 - an initial state, where f 0 t = [Eftt, Lftt] for all t enm 0 ATPN 04, Invited talk, Bologna, June 2004 p847
12 Concrete states of TPNs: firing interval approach A concrete state of a net - a pair σ F = m, f, where m - a marking, and f - firing interval function assigning to each t enm the timing interval in which t can fire σ 0 F = m 0, f 0 - an initial state, where f 0 t = [Eftt, Lftt] for all t enm 0 Concrete states change because of: firing of a transition σ F t d σ F, t T ATPN 04, Invited talk, Bologna, June 2004 p847
13 Concrete models for TPNs Σ - a set of all the concrete states of N P V = { p p P } - a set of propositional variables V c : Σ P V - a valuation function st V c m, = { p p m} M c N = Σ, σ 0,, V c, where { c, d } - a concrete model of N usually infinite ATPN 04, Invited talk, Bologna, June 2004 p947
14 Zones X = {x1,, xn} - a set of variables clocks Zone - each convex polyhedron in IR n which can be described by a finite set of inequalities of the form xi c or xi xj c, where {, <, >, } and c IN Zn - the set of all the zones in IR n x 2 x x 2 x detailed zones non-detailed zones ATPN 04, Invited talk, Bologna, June 2004 p1047
15 Timed automata - an example exit x <= approach x := 0 x<=500 1 in x >= 300 out 3 2 x<=500 x y<=500 ATPN 04, Invited talk, Bologna, June 2004 p1147
16 Timed automata - definition A timed automaton A is a tuple A, L, X, l 0, E, I, where: A - a finite set of actions; L - a finite set of locations; X = {x 1,, x n } - a finite set of clocks; l 0 L - an initial location; E L A Zn 2 X L - a transition relation; I : L Zn - a location invariant ATPN 04, Invited talk, Bologna, June 2004 p1247
17 Timed automata - definition A timed automaton A is a tuple A, L, X, l 0, E, I, where: A - a finite set of actions; L - a finite set of locations; X = {x 1,, x n } - a finite set of clocks; l 0 L - an initial location; E L A Zn 2 X L - a transition relation; I : L Zn - a location invariant To reason about properties: V A : L 2 P V - a valuation function for a set of propositional variables P V ATPN 04, Invited talk, Bologna, June 2004 p1247
18 Concrete states of TA A concrete state of A is a pair q = l, v, where l L, and v IR n q 0 = l 0, 0,, 0 - the initial state ATPN 04, Invited talk, Bologna, June 2004 p1347
19 Concrete states of TA A concrete state of A is a pair q = l, v, where l L, and v IR n q 0 = l 0, 0,, 0 - the initial state Concrete states can change because of: a transition between locations q e c q, e E, passage of time q τ c q ATPN 04, Invited talk, Bologna, June 2004 p1347
20 Concrete states of TA A concrete state of A is a pair q = l, v, where l L, and v IR n q 0 = l 0, 0,, 0 - the initial state Concrete states can change because of: a transition between locations q e c q, e E, passage of time q τ c q Discrete transition relation: q e d q iff q τ c e τ c c q, e E ATPN 04, Invited talk, Bologna, June 2004 p1347
21 Concrete models for TA Q - a set of all the concrete states of A P V - a set of propositional variables V c : Q P V - a valuation function which extends V A V c l, = V A l assigns the same propositions to the states with the same locations M c A = Q, q 0,, V c, where { c, d } - a concrete model of N usually infinite ATPN 04, Invited talk, Bologna, June 2004 p1447
22 Abstract models M a = W, w 0,, V - an abstract model for a concrete model M c = S, s 0,, V c each node w W is a set of states of S and s 0 w 0, V w = V c s for each s w, EE w 1 b b w 2 if s 1 w 1 s 2 w 2 st s 1 s 2 b b b b Other conditions depend on the properties to be preserved ATPN 04, Invited talk, Bologna, June 2004 p1547
23 Examples of abstract models Surjective models: b s 2 b w 2 iff s2 w2 s1 w1 s1 EA w1 b 1 b 2 b 1 b 1 b 2 ATPN 04, Invited talk, Bologna, June 2004 p1647
24 Examples of abstract models Surjective models: EA w1 b w 2 iff s2 w2 s1 w1 s1 b s 2 b 1 b 1 b 1 b 2 b 2 Bisimulating b- models: AE w1 b w 2 iff s1 w1 s2 w2 s1 b s 2 b 1 b 1 b 1 b 2 b 2 b 2! "! # ATPN 04, Invited talk, Bologna, June 2004 p1647
25 Examples of abstract models - cont d Simulating s- models: for each w W there is a nonempty w cor w st s 0 w 0 cor, and U w 1 b w 2 iff s 1 w cor 1 s 2 w cor 2 s 1 b s 2 b 1 b 1 b 2 b 1 b 2 ATPN 04, Invited talk, Bologna, June 2004 p1747
26 Temporal logics: CTL* P V = { 1, 2 } - a set of propositional variables Syntax of CTL : the state formulas ϕ s, defined using path formulas ϕ p : ϕ s := ϕ s ϕ s ϕ s ϕ s Aϕ p Eϕ p ϕ p := ϕ s ϕ p ϕ p ϕ p ϕ p Xϕ p ϕ p Uϕ p ϕ p Rϕ p A for all paths and E there exists a path are path quantifiers, X next, U Until, and R Release are state operators ATPN 04, Invited talk, Bologna, June 2004 p1847
27 Temporal operators of CTL s s s s = AXϕ s = AϕUψ s = AϕRψ ϕ ϕ ψ ψ ϕ ψ ATPN 04, Invited talk, Bologna, June 2004 p1947
28 Temporal logics: TCTL P V = { 1, 2, } - a set of propositional variables Syntax of TCTL: the formulas defined by the grammar: ϕ := ϕ ϕ ϕ ϕ ϕ EϕU I ϕ EϕR I ϕ, where P V and I is an interval in IN ATPN 04, Invited talk, Bologna, June 2004 p2047
29 Temporal operators of TCTL s 0 ϕ 1 2 ψ [2, 3] s = EϕU [2,3] ψ 3 time ATPN 04, Invited talk, Bologna, June 2004 p2147
30 Temporal operators of TCTL s 0 ϕ 1 2 ψ [2, 3] s = EϕU [2,3] ψ 3 time s 0 ψ 1 2 ψ ϕ [2, 3] s = EϕR [2,3] ψ 3 time s 0 ψ 1 2 [2, 3] s = EϕR [2,3] ψ 3 time ATPN 04, Invited talk, Bologna, June 2004 p2147
31 Direct approaches to building finite models for TPNs A state class of a TPN is a pair C = m, I, where m is a marking, and I is a set of inequalities built over variables corresponding to transitions m, clockt 1 = 0 m, ft 1 = [0, 1 m, clockt 1 = 055 m, clockt 1 = 09 m, clockt 1 = 01 m, ft 1 = 05, 1 m, ft 1 = [1, 1] C = m, {0 t 1 2} C = m, {0 t 1 2} State classes can be defined for both the clock and firing intervals approach ATPN 04, Invited talk, Bologna, June 2004 p2247
32 Abstract models of timed systems TPN TA surjective models LTL, reachability TPN: State Class Graph SCG: Berthomieu, Menasche IFIP WCC 83, Berthomieu, Diaz 1991, Strong SCG: Berthomieu, Vernadat TACAS 03, Geometric Region Graph: Yoneda, Ryuba 1998, Gardey, O H Roux, O F Roux FORMATS 03 and others TA: Bouajjani, Tripakis, Yovine RTSS 97 ATPN 04, Invited talk, Bologna, June 2004 p2347
33 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* TPN TA TPN: Atomic SCG - Yoneda, Ryuba 1998, Strong Atomic SCG - Berthomieu, Vernadat TACAS 03 TA: Alur, Courcoubetis, Dill, Halbwachs, Wong-Toi CONCUR 92, Dembiński, Penczek, Półrola ATPN 04, Invited talk, Bologna, June 2004 p2347
34 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* b-models, dense semantics CTL X, TCTL TPN TA TPN: TA: Alur, Courcoubetis, Dill, Halbwachs, Wong-Toi RTSS 92; Yannakakis, Lee CAV 93; Tripakis, Yovine CAV 96 ATPN 04, Invited talk, Bologna, June 2004 p2347
35 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* b-models, dense semantics CTL X, TCTL s-models, discrete semantics ACTL* TPN TA TPN: Pseudo-Atomic SCG - Penczek, Półrola ICATPN 01 TA: Dembiński, Penczek, Półrola 2002 ATPN 04, Invited talk, Bologna, June 2004 p2347
36 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* b-models, dense semantics CTL X, TCTL s-models, discrete semantics ACTL* s-models, dense semantics ACTL X, TACTL TPN TA TPN: TA: Dembiński, Penczek, Półrola 2002 ATPN 04, Invited talk, Bologna, June 2004 p2347
37 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* b-models, dense semantics CTL X, TCTL s-models, discrete semantics ACTL* s-models, dense semantics ACTL X, TACTL pb-models reachability TPN TA TPN: TA: Półrola, Penczek, Szreter 2002 ATPN 04, Invited talk, Bologna, June 2004 p2347
38 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* b-models, dense semantics CTL X, TCTL s-models, discrete semantics ACTL* s-models, dense semantics ACTL X, TACTL pb-models reachability ps-models reachability TPN TA TPN: TA: Półrola, Penczek, Szreter FORMATS 03 ATPN 04, Invited talk, Bologna, June 2004 p2347
39 Abstract models of timed systems surjective models LTL, reachability b-models, discrete semantics CTL* b-models, dense semantics CTL X, TCTL s-models, discrete semantics ACTL* s-models, dense semantics ACTL X, TACTL pb-models reachability ps-models reachability detailed region graph CTL* X, TCTL TPN: Okawa, Yoneda 1997, Virbitskaite, Pokozy 1999 TPN TA TA: Alur, Courcoubetis, Dill LISC 90 ATPN 04, Invited talk, Bologna, June 2004 p2347
40 Verifying TPNs via a translation to TA To adapt TA-specific verification methods to TPNs, we need: clocks locations and invariants guards and resets ATPN 04, Invited talk, Bologna, June 2004 p2447
41 Transitions as clocks approach p1 t1 p3 p5 t4 p7 [1,2] [0,0] t3 [1,2] t2 t5 p2 [0,3] p4 p6 [1,2] p8 clock_t5<2 {p6,p7} t5 1<clock_t5<2 {p7,p8} clock_t1<2 clock_t2<3 t1 {p1,p2} 1<clock_t1<2 clock_t2<3 {p2,p3} 0<clock_t2<3 t2 clock_t3:=0 t4 0<clock_t4<0 t4 0<clock_t4<0 0<clock_t2<3 t2 clock_t1<2 {p1,p4} t1 1<clock_t1<2 clock_t3:=0 {p3,p4} clock_t3<2 t3 1<clock_t3<2 clock_t4:=0 clock_t5:=0 {p5,p6} t5 1<clock_t5<2 clock_t4<0 {p5,p8} clock_t4<0 clock_t5<2 ATPN 04, Invited talk, Bologna, June 2004 p2547
42 Places as clocks approach p1 t1 p3 p5 t4 p7 [1,2] [0,0] t3 [1,2] t2 t5 p2 [0,3] p4 p6 [1,2] p8 t5 clock_p6<2 1<clock_p5<2 {p6,p7} clock_p8:=0 {p7,p8} clock_p2<3 clock_p3<2 t2 0<clock_p2<3 {p2,p3} {p3,p4} t4 1<clock_p1<2 clock_p4:=0 t3 1<clock_p4<2 0<clock_p6<0 clock_p1<2 clock_p3:=0 clock_p3>2 clock_p7:=0 t1 t3 clock_p5:=0 t4 clock_p5:=0 clock_p6:=0 clock_p2<3 0<clock_p6<0 {p1,p2} clock_p6:=0 0<clock_p2<3 1<clock_p3<2 clock_p7:=0 1<clock_p1<2 clock_p4:=0 t2 clock_p3:=0 t2 clock_p5:=0 {p5,p6} t5 1<clock_p5<2 t1 clock_p6:=0 0<clock_p2<3 1<clock_p3<2 clock_p8:=0 clock_p4:=0 1<clock_p1<2 t3 clock_p5<0 clock_p3:=0 {p1,p4} {p3,p4} clock_p5:=0 {p5,p8} t3 clock_p6:=0 clock_p1<2 clock_p6<2 t1 1<clock_p4<2 clock_p3>2 clock_p3>2 clock_p5<0 clock_p4<2 ATPN 04, Invited talk, Bologna, June 2004 p2647
43 Other translations TPN TA Sifakis, Yovine STACS 96 translating time stream Petri nets TSPNs to TA with disjunctions of clock constraints TPNs are a subclass of TSPNs Cortés, Eles, Peng RTCSA 02 translating extended TPNs called PRES+ models to a network of extended TA, exploiting clusters sets of sequentially enabling transitions Lime, Roux PNPM 03 translation based on building SCG for the net state class automaton Gu, Shin DIPES 02, Cassez, Roux MSR 03 translations to TA with shared variables and urgency modelling ATPN 04, Invited talk, Bologna, June 2004 p2747
44 Partitioning algorithms Π 2 S - a partition of the state space S into classes for TA, classes are represented by location, zone, additional components depend on the kind of the model to be built The partitioning minimization algorithms generate models whose states are classes of a partition: start from an initial partition Π 0 of the state space, successively refine the partition until all the classes of Π satisfy an appropriate condition AE, EA, U, ATPN 04, Invited talk, Bologna, June 2004 p2847
45 Partitioning algorithm: how it works an example for b-models a a b c ATPN 04, Invited talk, Bologna, June 2004 p2947
46 Partitioning algorithm: how it works an example for b-models b a a c OK? a a b c ATPN 04, Invited talk, Bologna, June 2004 p2947
47 Partitioning algorithm: how it works an example for b-models OK? b a a c OK a a b c ATPN 04, Invited talk, Bologna, June 2004 p2947
48 Partitioning algorithm: how it works an example for b-models OK b a a c OK a a OK? b c ATPN 04, Invited talk, Bologna, June 2004 p2947
49 Partitioning algorithm: how it works an example for b-models OK OK? b a a c OK a a WRONG b c ATPN 04, Invited talk, Bologna, June 2004 p2947
50 Partitioning algorithm: how it works an example for b-models OK WRONG b a a c a a OK b c ATPN 04, Invited talk, Bologna, June 2004 p2947
51 Partitioning algorithm: how it works an example for b-models OK b a a c OK? a a OK b c ATPN 04, Invited talk, Bologna, June 2004 p2947
52 Partitioning algorithm: how it works an example for b-models OK? OK b a a c WRONG a a OK b c ATPN 04, Invited talk, Bologna, June 2004 p2947
53 Partitioning algorithm: how it works an example for b-models WRONG a OK b a c OK a a OK b c ATPN 04, Invited talk, Bologna, June 2004 p2947
54 and how partitioning works for s-models X X X X e e e e Y Y Y Y pseudo-e-stable pseudo-e-unstable semi-e-unstable e-unstable X X 1 X X 1 e e X 2 e X 2 e Y Y Y 1 Y 2 Y Y 2 1 modify X cor split X split Ŷ and modify Xcor split X and Ŷ ATPN 04, Invited talk, Bologna, June 2004 p3047
55 Symbolic data structures Difference Bound Matrices DBM [Dill 89] - for representing state classes of TPNs or regions of TA Clock Difference Diagrams CDD [Behrmann et al 99] Clock Restriction Diagrams CRD [Wang 00], Difference Decision Diagrams DDD [Møller et al 99] - for representing sets of regions Propositional Logic PL - for representing sets of detailed regions ATPN 04, Invited talk, Bologna, June 2004 p3147
56 Detailed zones and regions cmax - the largest constant used in A Detailed zones - the equivalence classes of the zone equivalence relation in the set of the clock valuations The set of all the detailed zones is denoted by DZn x 2 x DZ2 cmax = 1 ATPN 04, Invited talk, Bologna, June 2004 p3247
57 Detailed zones and regions cmax - the largest constant used in A Detailed zones - the equivalence classes of the zone equivalence relation in the set of the clock valuations The set of all the detailed zones is denoted by DZn x 2 x x 2 x DZ2 time steps cmax = 1 ATPN 04, Invited talk, Bologna, June 2004 p3247
58 Detailed zones and regions cmax - the largest constant used in A Detailed zones - the equivalence classes of the zone equivalence relation in the set of the clock valuations The set of all the detailed zones is denoted by DZn x 2 x x 2 x x 2 x 1!!!!!!!!!!!!!!!! " " " " " " " " " " " " " " " " # # # # # # # # # # # # # # # # * * * * * * * * * * * * * * * * ,,,,,,,,,,,, DZ2 time steps action steps cmax = 1 by transition s x 1:=0 s ATPN 04, Invited talk, Bologna, June 2004 p3247
59 Detailed zones and regions cmax - the largest constant used in A Detailed zones - the equivalence classes of the zone equivalence relation in the set of the clock valuations The set of all the detailed zones is denoted by DZn x 2 x x 2 x x 2 x 1!!!!!!!!!!!!!!!! " " " " " " " " " " " " " " " " # # # # # # # # # # # # # # # # * * * * * * * * * * * * * * * * ,,,,,,,,,,,, DZ2 time steps action steps cmax = 1 by transition s x 1:=0 s l, Z - a detailed region, where l L and Z DZn ATPN 04, Invited talk, Bologna, June 2004 p3247
60 BMC: exploiting a part of the model k Selecting submodels of the k-model ATPN 04, Invited talk, Bologna, June 2004 p3347
61 Discretization scheme [Asarin, Bozga, Kerbrat, Maler, Pnueli, Rasse, Data-Structures for the Verification of Timed Automata ] x x x 1 Discretizing [0, 1 2 : the circle points are the elements of the discretization x 1 ATPN 04, Invited talk, Bologna, June 2004 p3447
62 Discretization scheme [Asarin, Bozga, Kerbrat, Maler, Pnueli, Rasse, Data-Structures for the Verification of Timed Automata ] x x x 1 Discretizing [0, 1 2 : the circle points are the elements of the discretization x 1 ATPN 04, Invited talk, Bologna, June 2004 p3447
63 Discretization scheme [Asarin, Bozga, Kerbrat, Maler, Pnueli, Rasse, Data-Structures for the Verification of Timed Automata ] x x x 1 Discretizing [0, 1 2 : the circle points are the elements of the discretization x 1 ATPN 04, Invited talk, Bologna, June 2004 p3447
64 Discretization A - a timed automaton with n clocks = 1 m as a discretization step, where m = 2 log 2 2 n D = {l 0 l < 2 c max + 2} - the set of discretized values, and E = {l 0 l < c max + 1} - the set of labels The discrete representatives: U={u D n x X l INux=2l x X l INux=2l+1 } ATPN 04, Invited talk, Bologna, June 2004 p3547
65 "SMART" discretized region graph for TA Discrete abstract model for a timed automaton: DMA = S, l 0, 0,, 0,, V where S = L U is the set of states, and the transition relation has two types of transitions: SMART time transitions the transitive closure of timed steps SMART action transitions action steps combined with adjust steps to remain within U ATPN 04, Invited talk, Bologna, June 2004 p3647
66 Special k-paths A special k-path is a finite sequence π = u 0,, u k of states of DMA such that u 0 = l 0, 0,, 0 is the initial state of DMA, u i u i+1 for each 0 i < k, the transition u 0 u 1 is a time transition, each time transition is followed by an action transition, each action transition is followed by a time transition l 0, 0,, 0 ATPN 04, Invited talk, Bologna, June 2004 p3747
67 Checking reachability Each state l, v 1,, v n is represented by a vector u i = u i,1,, u i,m of propositional variables, where m depends on the number of locations, clocks, and c max udpu - a propositional formula encoding an undesirable property path k u 0,, u k - a propositional formula encoding all the special k-paths α = path k u 0,, u k k i=0 udpu i The property is reachable α is satisfiable ATPN 04, Invited talk, Bologna, June 2004 p3847
68 Checking unreachability - an intuition To prove unreachability of states satisfying udpu: Search for a longest path from an arbitrary state via states satisfying udpu to a state satisfying udpu if such a path π exists, then a path from the initial state to a state satisfying udpu cannot be longer than π, therefore it is sufficient to test reachability only for k = lengthπ ATPN 04, Invited talk, Bologna, June 2004 p3947
69 Free special k-paths A free special k-path is a finite sequence π = u 0,, u k of states of DMA such that u i u i+1 for each 0 i < k, the transition u 0 u 1 is a time transition, each time transition is followed by an action transition, each action transition is followed by a time transition ATPN 04, Invited talk, Bologna, June 2004 p4047
70 Searching for the longest witness Find the length of a longest free special k-path π st: the last transition of π is an action transition the undesirable property is true in the last state and false in all the previous states of π freepath k u 0,, u k - a propositional formula encoding all the free special k-paths Check satisfiability of β: β = freepath k u 0,, u k udpu k k 1 i=0 udpu i ATPN 04, Invited talk, Bologna, June 2004 p4147
71 Checking unreachability β = freepath k u 0,, u k udpu k k 1 i=0 udpu i If β is unsatisfiable for some k 0 {2, 4, 6, }, to prove unreachability of udpu, it is sufficient to verify satisfiability of the formula only for k = k 0 2 α = path k u 0,, u k k i=0 udpu i ATPN 04, Invited talk, Bologna, June 2004 p4247
72 Experimental results Net 5a Net 5b Net 5c states edges states edges states edges obtained by TPN - specific methods Tina SCG Tina SSCG Tina SASCG implem of [YR98] atomic implem of [YR98] geometric obtained by TPN to TA translations Kronos bis dense Kronos forw-ai-ax VerICS bis dense VerICS bis discr VerICS ps- discr Abstract models for nets of [YR98] by some different tools ATPN 04, Invited talk, Bologna, June 2004 p4347
73 Experimental results - cont d nop states edges nop states edges obtained by TPN - specific methods Tina SASCG Tina SCG Tina SSCG implem of [YR98] atomic not supported not supported implem of [YR98] geometric not supported not supported obtained by TPN TA translations Kronos bis dense Kronos forw-ai-ax VerICS bis dense VerICS bis discr VerICS ps- discr Abstract models for Fischer s protocol by some different tools parameters: = 1, δ = 2 or = 2, δ = 1, max 128 MB RAM and max 1800 s ATPN 04, Invited talk, Bologna, June 2004 p4447
74 Experimental results - cont d TPN to TA TA NoP vars clauses sec MB vars clauses sec MB BMC of VerICS for Fischer s protocol modelled by TPN and TA parameters: = 1, δ = 2 k=44 or = 2, δ = 1 k=17 ATPN 04, Invited talk, Bologna, June 2004 p4547
75 And finally some open problems Combine net and automata specific verification methods, Exploit concurrency: reductions within SAT-solvers, Unbounded model checking for verifying unreachability and TCTL, Combine SAT-based and BDD-based methods ATPN 04, Invited talk, Bologna, June 2004 p4647
76 THANK YOU NEXT TALK LTL model checking COFFEE BREAK p7 p1 t1 t2 p3 t3 t4 [0,0] [1,2] p2 [1,2] [1,2] p5 ATPN 04, Invited talk, Bologna, June 2004 p4747
Recent results on Timed Systems
Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.
More informationThe Verification of Real Time Systems using the TINA Tool
Proceedings of the 17th World Congress The International Federation of Automatic Control The Verification of Real Time Systems using the TINA Tool Pedro M. Gonzalez del Foyo Jose Reinaldo Silva Dept. Of
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationBounded Model Checking Approaches for Verification of Distributed Time Petri Nets
Bounded Model Checking Approaches for Verification of Distributed Time Petri Nets Artur Mȩski 1,2, Wojciech Penczek 2,3, Agata Półrola 1, Bożena Woźna-Szcześniak 4, and Andrzej Zbrzezny 4 1 University
More informationState Space Computation and Analysis of Time Petri Nets
Theory and Practice of Logic Programming 1 State Space Computation and Analysis of Time Petri Nets GUILLAUME GARDEY and OLIVIER H. ROUX and OLIVIER F.ROUX IRCCyN (Institut de Recherche en Communication
More informationUnbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods
Unbounded, Fully Symbolic Model Checking of Timed Automata using Boolean Methods Sanjit A. Seshia and Randal E. Bryant Computer Science Department Carnegie Mellon University Verifying Timed Embedded Systems
More informationTCTL model-checking of Time Petri Nets
1 TCTL model-checking of Time Petri Nets Hanifa Boucheneb 1, Guillaume Gardey 2,3 and Olivier H. Roux 2 Affiliations : 1 : École polytechnique de Montréal, C.P. 6079, succ. Centre-ville Montréal H3C3A7
More informationTime(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA
Time(d) Petri Net Serge Haddad LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA haddad@lsv.ens-cachan.fr Petri Nets 2016, June 20th 2016 1 Time and Petri Nets 2 Time Petri Net: Syntax and Semantic
More informationTime and Timed Petri Nets
Time and Timed Petri Nets Serge Haddad LSV ENS Cachan & CNRS & INRIA haddad@lsv.ens-cachan.fr DISC 11, June 9th 2011 1 Time and Petri Nets 2 Timed Models 3 Expressiveness 4 Analysis 1/36 Outline 1 Time
More informationTime Petri Nets. Miriam Zia School of Computer Science McGill University
Time Petri Nets Miriam Zia School of Computer Science McGill University Timing Specifications Why is time introduced in Petri nets? To model interaction between activities taking into account their start
More informationParametric model-checking of time Petri nets with stopwatches using the state-class graph
Parametric model-checking of time Petri nets with stopwatches using the state-class graph Louis-Marie Traonouez, Didier Lime, and Olivier H. Roux Institute of Research in Communications and Cybernetics
More informationOn Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems
On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems Extended abstract Andrzej Zbrzezny IMCS, Jan Długosz University in Częstochowa, Al. Armii Krajowej 13/15, 42-2
More informationfor System Modeling, Analysis, and Optimization
Fundamental Algorithms for System Modeling, Analysis, and Optimization Stavros Tripakis UC Berkeley EECS 144/244 Fall 2013 Copyright 2013, E. A. Lee, J. Roydhowdhury, S. A. Seshia, S. Tripakis All rights
More informationParameter Synthesis for Timed Kripke Structures
Parameter Synthesis for Timed Kripke Structures Extended Abstract Micha l Knapik 1 and Wojciech Penczek 1,2 1 Institute of Computer Science, PAS, Warsaw, Poland 2 University of Natural Sciences and Humanities,
More informationBounded Model Checking for Region Automata *
Bounded Model Checking for Region Automata * Fang Yu, Bow-Yaw Wang and Yao-Wen Huang Institute of Information Science, Academia Sinica Nankang, Taipei 115, Taiwan {yuf, bywang, ywhuang}@iis.sinica.edu.tw
More informationApproximately Bisimilar Finite Abstractions of Stable Linear Systems
Approximately Bisimilar Finite Abstractions of Stable Linear Systems Antoine Girard Université Joseph Fourier Laboratoire de Modélisation et Calcul B.P. 53, 38041 Grenoble, France Antoine.Girard@imag.fr
More informationComparison of Different Semantics for Time Petri Nets
Comparison of Different Semantics for Time Petri Nets B. Bérard 1, F. Cassez 2, S. Haddad 1, Didier Lime 3, O.H. Roux 2 1 LAMSADE, Paris, France E-mail: {beatrice.berard serge.haddad}@lamsade.dauphine.fr
More informationAn Efficient Translation of Timed-Arc Petri Nets to Networks of Timed Automata
An Efficient Translation of TimedArc Petri Nets to Networks of Timed Automata Joakim Byg, Kenneth Yrke Jørgensen, and Jiří Srba Department of Computer Science Aalborg University Selma Lagerlöfs Vej 300
More informationA Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata
A Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata Sanjit A. Seshia Randal E. Bryant March 2003 CMU-CS-03-117 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationLecture 2: Symbolic Model Checking With SAT
Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.
More informationAutomata-theoretic analysis of hybrid systems
Automata-theoretic analysis of hybrid systems Madhavan Mukund SPIC Mathematical Institute 92, G N Chetty Road Chennai 600 017, India Email: madhavan@smi.ernet.in URL: http://www.smi.ernet.in/~madhavan
More informationWeak Time Petri Nets strike back!
Weak Time Petri Nets strike back! Pierre-Alain Reynier 1, and Arnaud Sangnier 2, 1 LIF, Université Aix-Marseille & CNRS, France pierre-alain.reynier@lif.univ-mrs.fr 2 Dipartimento di Informatica, Università
More informationSymbolic Real Time Model Checking. Kim G Larsen
Smbolic Real Time Model Checking Kim G Larsen Overview Timed Automata Decidabilit Results The UPPAAL Verification Engine Datastructures for zones Liveness Checking Algorithm Abstraction and Compositionalit
More informationReasoning about Strategies: From module checking to strategy logic
Reasoning about Strategies: From module checking to strategy logic based on joint works with Fabio Mogavero, Giuseppe Perelli, Luigi Sauro, and Moshe Y. Vardi Luxembourg September 23, 2013 Reasoning about
More informationFolk Theorems on the Determinization and Minimization of Timed Automata
Folk Theorems on the Determinization and Minimization of Timed Automata Stavros Tripakis VERIMAG Centre Equation 2, avenue de Vignate, 38610 Gières, France www-verimag.imag.fr Abstract. Timed automata
More informationThe algorithmic analysis of hybrid system
The algorithmic analysis of hybrid system Authors: R.Alur, C. Courcoubetis etc. Course teacher: Prof. Ugo Buy Xin Li, Huiyong Xiao Nov. 13, 2002 Summary What s a hybrid system? Definition of Hybrid Automaton
More informationA Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata
A Boolean Approach to Unbounded, Fully Symbolic Model Checking of Timed Automata Sanjit A. Seshia Randal E. Bryant March 2003 CMU-CS-03-117 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationNew Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations
New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations (Extended Abstract) Gaoyan Xie, Cheng Li and Zhe Dang School of Electrical Engineering and
More informationTimed Automata VINO 2011
Timed Automata VINO 2011 VeriDis Group - LORIA July 18, 2011 Content 1 Introduction 2 Timed Automata 3 Networks of timed automata Motivation Formalism for modeling and verification of real-time systems.
More informationAPPROXIMATE SIMULATION RELATIONS FOR HYBRID SYSTEMS 1. Antoine Girard A. Agung Julius George J. Pappas
APPROXIMATE SIMULATION RELATIONS FOR HYBRID SYSTEMS 1 Antoine Girard A. Agung Julius George J. Pappas Department of Electrical and Systems Engineering University of Pennsylvania Philadelphia, PA 1914 {agirard,agung,pappasg}@seas.upenn.edu
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationA Translation Based Method for the Timed Analysis of Scheduling Extended Time Petri Nets
A Translation Based Method for the Timed Analysis of Scheduling Extended Time Petri Nets Didier Lime and Olivier (H.) Roux IRCCyN (Institut de Recherche en Communication et Cybernétique de Nantes) 1, rue
More informationFrom Duration Calculus. (Extended Abstract) zu Kiel, Preuerstr. 1-9, D Kiel, Germany.
From Duration Calculus To Linear Hybrid Automata? (Extended Abstract) Ahmed Bouajjani 1???, Yassine Lakhnech 2??, and Riadh Robbana 1??? 1 VERIMAG, Miniparc-Zirst, Rue Lavoisier 38330 Montbonnot St-Martin,
More informationSerge Haddad Mathieu Sassolas. Verification on Interrupt Timed Automata. Research Report LSV-09-16
Béatrice Bérard Serge Haddad Mathieu Sassolas Verification on Interrupt Timed Automata Research Report LSV-09-16 July 2009 Verification on Interrupt Timed Automata Béatrice Bérard 1, Serge Haddad 2, Mathieu
More informationTimed Automata lllllllllll Decidability Results
Timed Automata lllllllllll Decidability Results Decidability? a c b OBSTACLE: Uncountably infinite state space Reachable? Stable Quotient Partitioning a c b y y x Reachable? x Stable Quotient Partitioning
More informationmodels, languages, dynamics Eugene Asarin PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics LIAFA - University Paris Diderot and CNRS
models, s, LIAFA - University Paris Diderot and CNRS PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics Context A model for verification of real-time systems Invented by Alur and Dill in early
More informationController Synthesis for MTL Specifications
Controller Synthesis for MTL Specifications Patricia Bouyer, Laura Bozzelli, and Fabrice Chevalier LSV, CNRS & ENS Cachan, France {bouyer,bozzelli,chevalie}@lsv.ens-cachan.fr Abstract. We consider the
More informationTrace Diagnostics using Temporal Implicants
Trace Diagnostics using Temporal Implicants ATVA 15 Thomas Ferrère 1 Dejan Nickovic 2 Oded Maler 1 1 VERIMAG, University of Grenoble / CNRS 2 Austrian Institute of Technology October 14, 2015 Motivation
More informationFrom MITL to Timed Automata Oded Maler 1, Dejan Nickovic 1 and Amir Pnueli 2,3 1 Verimag, 2 Av. de Vignate, 38610 Gières, France [Dejan.Nickovic Oded.Maler]@imag.fr 2 Weizmann Institute of Science, Rehovot
More informationMODEL-CHECKING IN DENSE REAL-TIME SHANT HARUTUNIAN
MODEL-CHECKING IN DENSE REAL-TIME SHANT HARUTUNIAN 1. Introduction These slides are for a talk based on the paper Model-Checking in Dense Real- Time, by Rajeev Alur, Costas Courcoubetis, and David Dill.
More informationFormal Verification of Real-time Systems with Preemptive Scheduling
Formal Verification of Real-time Systems with Preemptive Scheduling Didier Lime, Olivier Henri Roux To cite this version: Didier Lime, Olivier Henri Roux. Formal Verification of Real-time Systems with
More informationModeling and Analysis of Hybrid Systems
Modeling and Analysis of Hybrid Systems Algorithmic analysis for linear hybrid systems Prof. Dr. Erika Ábrahám Informatik 2 - Theory of Hybrid Systems RWTH Aachen University SS 2015 Ábrahám - Hybrid Systems
More informationPolynomial Interrupt Timed Automata
Polynomial Interrupt Timed Automata Béatrice Bérard 1,4, Serge Haddad 2,4,5, Claudine Picaronny 2,4,5, Mohab Safey El Din 1,4,5, and Mathieu Sassolas 3 1 Sorbonne Université, Université P. & M. Curie,
More informationReachability Problems and Abstract State Spaces for Time Petri Nets with Stopwatches
DOI 10.1007/s10626-006-0011-y Reachability Problems and Abstract State Spaces for Time Petri Nets with Stopwatches Bernard Berthomieu Didier Lime Olivier H. Roux François Vernadat Received: 6 January 2006
More informationAn Efficient Method for Computing Exact State Space of Petri Nets With Stopwatches
Electronic Notes in Theoretical Computer Science 144 (2006) 59 77 www.elsevier.com/locate/entcs An Efficient Method for Computing Exact State Space of Petri Nets With Stopwatches Morgan Magnin 1 IRCCyN,
More informationWeak Time Petri Nets strike back!
Weak Time Petri Nets strike back! Pierre-Alain Reynier 1 and Arnaud Sangnier 2, 1 LIF, Université Aix-Marseille & CNRS, France pierre-alain.reynier@lif.univ-mrs.fr 2 Dipartimento di Informatica, Università
More informationPetri Nets Tutorial, Parametric Verification (session 3)
Petri Nets Tutorial, Parametric Verification (session 3) Étienne André, Didier Lime, Wojciech Penczek, Laure Petrucci Etienne.Andre@lipn.univ-paris13.fr LIPN, Université Paris 13 Didier.Lime@ec-nantes.fr
More informationAn Introduction to Temporal Logics
An Introduction to Temporal Logics c 2001,2004 M. Lawford Outline Motivation: Dining Philosophers Safety, Liveness, Fairness & Justice Kripke structures, LTS, SELTS, and Paths Linear Temporal Logic Branching
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationLayered Composition for Timed Automata
Layered Composition for Timed Automata Ernst-Rüdiger Olderog and Mani Swaminathan Department of Computing Science University of Oldenburg, Germany {olderog, mani.swaminathan}@informatik.uni-oldenburg.de
More informationOn Timed Components and their Abstraction
On Timed Components and their Abstraction Ramzi Ben Salah VERIMAG 2, av. de Vignate 386 Gieres, France Ramzi.Salah@imag.fr Marius Bozga VERIMAG 2, av. de Vignate 386 Gieres, France Marius.Bozga@imag.fr
More informationWe demonstrate these claims by applying discrete and dense techniques to a non-trivial casestudy where we obtain the best performance results achieved
Ecient Verication of Timed Automata using Dense and Discrete Time Semantics Marius Bozga, Oded Maler, Stavros Tripakis y December 11, 1998 Abstract In this paper we argue that the semantic issues of discrete
More informationCompositional Analysis of Discrete Time Petri nets
Compositional Analysis of Discrete Time Petri nets Yann Thierry-Mieg 1, Béatrice Bérard 1, Fabrice Kordon 1, Didier Lime 2, and Olivier H. Roux 2 1 Université Pierre & Marie Curie, LIP6/MoVe 4, place Jussieu,
More informationCompositional Invariant Generation for Timed Systems
Compositional Invariant Generation for Timed Systems L. Aştefănoaei, S. Ben Rayana, S. Bensalem, M. Bozga, J. Combaz UJF-Grenoble, CNRS VERIMAG UMR 5104, Grenoble F-38041, France Abstract. In this paper
More informationExperiments in the use of tau-simulations for the components-verification of real-time systems
Experiments in the use of tau-simulations for the components-verification of real-time systems Françoise Bellegarde, Jacques Julliand, Hassan Mountassir, Emilie Oudot To cite this version: Françoise Bellegarde,
More informationMODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS
TKK Reports in Information and Computer Science Espoo 2008 TKK-ICS-R3 MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS Jussi Lahtinen ABTEKNILLINEN KORKEAKOULU TEKNISKA HÖGSKOLAN HELSINKI UNIVERSITY OF
More informationTemporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.
EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016
More informationReachability-Time Games on Timed Automata (Extended Abstract)
Reachability-Time Games on Timed Automata (Extended Abstract) Marcin Jurdziński and Ashutosh Trivedi Department of Computer Science, University of Warwick, UK Abstract. In a reachability-time game, players
More informationBeyond Lassos: Complete SMT-Based Bounded Model Checking for Timed Automata
Beyond Lassos: Complete SMT-Based ed Model Checking for d Automata Roland Kindermann, Tommi Junttila, and Ilkka Niemelä Aalto University Department of Information and Computer Science P.O.Box 15400, FI-00076
More informationan untimed system can be viewed as a timed system with trivial [0 1] bounds on the duration of a transition. Clearly, such an abstraction will create
Some Progress in the Symbolic Verication of Timed Automata? Marius Bozga 1, Oded Maler 1, Amir Pnueli 2,SergioYovine 1 1 Verimag, Centre Equation, 2, av. de Vignate, 38610 Gieres, France, fbozga, maler,
More informationFrom Time Petri Nets to Timed Automata: An Untimed Approach
From Time Petri Nets to Timed Automata: An Untimed Approach Davide D Aprile 1, Susanna Donatelli 1, Arnaud Sangnier 2, and Jerem Sproston 1 1 Dipartimento di Informatica, Università di Torino, 10149 Torino,
More informationScaling BDD-based Timed Verification with Simulation Reduction
Scaling BDD-based Timed Verification with Simulation Reduction Truong Khanh Nguyen 1,Tian Huat Tan 2, Jun Sun 2, Jiaying Li 2, Yang Liu 3, Manman Chen 2, Jin Song Dong 4 Autodesk 1 Singapore University
More informationOn Reachability for Hybrid Automata over Bounded Time
On Reachability for Hybrid Automata over Bounded Time Thomas Brihaye, Laurent Doyen 2, Gilles Geeraerts 3, Joël Ouaknine 4, Jean-François Raskin 3, and James Worrell 4 Université de Mons, Belgium 2 LSV,
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationTowards Inference and Learning in Dynamic Bayesian Networks using Generalized Evidence
Towards Inference and Learning in Dynamic Bayesian Networks using Generalized Evidence Christopher James Langmead August 2008 CMU-CS-08-151 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationBounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39
Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:
More information7. F.Balarin and A.Sangiovanni-Vincentelli, A Verication Strategy for Timing-
7. F.Balarin and A.Sangiovanni-Vincentelli, A Verication Strategy for Timing- Constrained Systems, Proc. 4th Workshop Computer-Aided Verication, Lecture Notes in Computer Science 663, Springer-Verlag,
More informationAutomated Verification of a Parametric Real-Time Program: The ABR Conformance Protocol
Automated Verification of a Parametric Real-Time Program: The ABR Conformance Protocol Béatrice Bérard and Laurent Fribourg LSV Ecole Normale Supérieure de Cachan & CNRS 61 av. Pdt. Wilson - 94235 Cachan
More informationTimed Automata. Semantics, Algorithms and Tools. Zhou Huaiyang
Timed Automata Semantics, Algorithms and Tools Zhou Huaiyang Agenda } Introduction } Timed Automata } Formal Syntax } Operational Semantics } Verification Problems } Symbolic Semantics & Verification }
More informationAn On-the-fly Tableau Construction for a Real-Time Temporal Logic
#! & F $ F ' F " F % An On-the-fly Tableau Construction for a Real-Time Temporal Logic Marc Geilen and Dennis Dams Faculty of Electrical Engineering, Eindhoven University of Technology P.O.Box 513, 5600
More informationWeak Time Petri Nets strike back!
Weak Time Petri Nets strike back! Pierre-Alain Reynier 1, and Arnaud Sangnier 2, 1 LIF, Université Aix-Marseille & CNRS, France pierre-alain.reynier@lif.univ-mrs.fr 2 Dipartimento di Informatica, Università
More informationReversal-Bounded Counter Machines
Reversal-Bounded Counter Machines Stéphane Demri LSV, CNRS, ENS Cachan Workshop on Logics for Resource-Bounded Agents, Barcelona, August 2015 Overview Presburger Counter Machines Reversal-Bounded Counter
More informationVerification of temporal properties on hybrid automata by simulation relations
Proceedings of the 46th IEEE Conference on Decision and Control New Orleans, LA, USA, Dec. 2-4, 2007 Verification of temporal properties on hybrid automata by simulation relations A. D Innocenzo, A.A.
More informationControl Synthesis of Discrete Manufacturing Systems using Timed Finite Automata
Control Synthesis of Discrete Manufacturing Systems using Timed Finite utomata JROSLV FOGEL Institute of Informatics Slovak cademy of Sciences ratislav Dúbravská 9, SLOVK REPULIC bstract: - n application
More informationFrom MTL to Deterministic Timed Automata
From MTL to Deterministic Timed Automata Dejan Ničković 1 and Nir Piterman 1 IST, Klosterneuburg, Austria Imperial College London, London, UK Abstract. In this paper we propose a novel technique for constructing
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationSoftware Verification using Predicate Abstraction and Iterative Refinement: Part 1
using Predicate Abstraction and Iterative Refinement: Part 1 15-414 Bug Catching: Automated Program Verification and Testing Sagar Chaki November 28, 2011 Outline Overview of Model Checking Creating Models
More informationComputation Tree Logic (CTL)
Computation Tree Logic (CTL) Fazle Rabbi University of Oslo, Oslo, Norway Bergen University College, Bergen, Norway fazlr@student.matnat.uio.no, Fazle.Rabbi@hib.no May 30, 2015 Fazle Rabbi et al. (UiO,
More informationFirst-order resolution for CTL
First-order resolution for Lan Zhang, Ullrich Hustadt and Clare Dixon Department of Computer Science, University of Liverpool Liverpool, L69 3BX, UK {Lan.Zhang, U.Hustadt, CLDixon}@liverpool.ac.uk Abstract
More informationTowards the Complexity of Controls for Timed Automata with a Small Number of Clocks
Fifth International Conference on Fuzzy Systems and Knowledge Discovery Towards the Complexity of Controls for Timed Automata with a Small Number of Clocks Taolue Chen CWI PO Box 94079, 1090 GB Amsterdam,
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationComp487/587 - Boolean Formulas
Comp487/587 - Boolean Formulas 1 Logic and SAT 1.1 What is a Boolean Formula Logic is a way through which we can analyze and reason about simple or complicated events. In particular, we are interested
More informationComputing Accumulated Delays in Real-time Systems
Computing Accumulated Delays in Real-time Systems P~jeev Alur 1, Costas Courcoubetis u *, Thomas A. Henzinger 3 ** i AT&T Bell Laboratories, Murray Hill 2 Department of Computer Science, University of
More informationOn Synthesizing Controllers from Bounded-Response Properties
On Synthesizing Controllers from Bounded-Response Properties Oded Maler 1, Dejan Nickovic 1 and Amir Pnueli 2,3 1 Verimag, 2 Av. de Vignate, 38610 Gières, France [Dejan.Nickovic Oded.Maler]@imag.fr 2 Weizmann
More informationTemporal Logic Model Checking
18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University
More information540 IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 43, NO. 4, APRIL Algorithmic Analysis of Nonlinear Hybrid Systems
540 IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 43, NO. 4, APRIL 1998 Algorithmic Analysis of Nonlinear Hybrid Systems Thomas A. Henzinger, Pei-Hsin Ho, Howard Wong-Toi Abstract Hybrid systems are digital
More informationTimed Automata. Chapter Clocks and clock constraints Clock variables and clock constraints
Chapter 10 Timed Automata In the previous chapter, we have discussed a temporal logic where time was a discrete entities. A time unit was one application of the transition relation of an LTS. We could
More informationAbstractions and Decision Procedures for Effective Software Model Checking
Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture
More informationControl of Industrial Systems to Avoid Failures: Application to Electrical System
Control of Industrial Systems to Avoid Failures: Application to Electrical System Yamen EL TOUATI Department of Computer Science Faculty of Computing and Information Technology Northern Border University
More informationAn Introduction to Hybrid Systems Modeling
CS620, IIT BOMBAY An Introduction to Hybrid Systems Modeling Ashutosh Trivedi Department of Computer Science and Engineering, IIT Bombay CS620: New Trends in IT: Modeling and Verification of Cyber-Physical
More informationDecidability of Single Rate Hybrid Petri Nets
Decidability of Single Rate Hybrid Petri Nets Carla Seatzu, Angela Di Febbraro, Fabio Balduzzi, Alessandro Giua Dip. di Ing. Elettrica ed Elettronica, Università di Cagliari, Italy email: {giua,seatzu}@diee.unica.it.
More informationModeling & Control of Hybrid Systems. Chapter 7 Model Checking and Timed Automata
Modeling & Control of Hybrid Systems Chapter 7 Model Checking and Timed Automata Overview 1. Introduction 2. Transition systems 3. Bisimulation 4. Timed automata hs check.1 1. Introduction Model checking
More informationPartial Order Reductions for Timed Systems
Partial Order Reductions for Timed Systems Johan Bengtsson 1 Bengt Jonsson 1 Johan Lilius 2 Wang Yi 1 1 Department of Computer Systems, Uppsala University, Sweden. Email: {bengt,johanb,yi}@docs.uu.se 2
More informationTutorial 1: Modern SMT Solvers and Verification
University of Illinois at Urbana-Champaign Tutorial 1: Modern SMT Solvers and Verification Sayan Mitra Electrical & Computer Engineering Coordinated Science Laboratory University of Illinois at Urbana
More informationOn Timing Analysis of Combinational Circuits
On Timing Analysis of Combinational Circuits Ramzi Ben Salah, Marius Bozga and Oded Maler VERIMAG, 2, av. de Vignate, 38610 Gieres, France Ramzi.Salah@imag.fr Marius.Bozga@imag.fr Oded.Maler@imag.fr Abstract.
More informationRevising Specifications with CTL Properties using Bounded Model Checking
Revising Specifications with CTL Properties using Bounded Model Checking No Author Given No Institute Given Abstract. During the process of software development, it is very common that inconsistencies
More informationVerifying Quantitative Properties of Continuous Probabilistic Timed Automata
Verifying Quantitative Properties of Continuous Probabilistic Timed Automata Marta Kwiatkowska 1, Gethin Norman 1, Roberto Segala 2 and Jeremy Sproston 2 1 University of Birmingham, Birmingham B15 2TT,
More informationComputation Tree Logic
Computation Tree Logic Computation tree logic (CTL) is a branching-time logic that includes the propositional connectives as well as temporal connectives AX, EX, AU, EU, AG, EG, AF, and EF. The syntax
More informationAutomatic Generation of Polynomial Invariants for System Verification
Automatic Generation of Polynomial Invariants for System Verification Enric Rodríguez-Carbonell Technical University of Catalonia Talk at EPFL Nov. 2006 p.1/60 Plan of the Talk Introduction Need for program
More information