An On-the-fly Tableau Construction for a Real-Time Temporal Logic
|
|
- Laura Wood
- 6 years ago
- Views:
Transcription
1 #! & F $ F ' F " F % An On-the-fly Tableau Construction for a Real-Time Temporal Logic Marc Geilen and Dennis Dams Faculty of Electrical Engineering, Eindhoven University of Technology P.O.Box 513, 5600 MB Eindhoven The Netherlands {m.c.w.geilen,d.dams}@tue.nl September 22, 2000 N # O N # N # O O N # N O N # O O O N O N O O N # N
2 Overview 1. Introduction 2. Tableaux for Linear Temporal Logic 3. Real-Time Temporal Logic 4. Temporal Normal Form 5. Example 6. Tableau Construction 7. Conclusions 1
3 1. Introduction Temporal logic is used to formalise correctness properties of reactive systems. Real-time temporal logic is a variant in which timing aspects can be expressed. The automata theoretic approach to model-checking relies on the construction of an automaton from the temporal logic formula to be verified. Such tableau algorithms are being improved for efficient verification and in particular on-the-fly versions have been defined. For (linear) real-time temporal logic, a tableau algorithm exists, but is rather complex and has never been implemented. We try to develop an on-the-fly construction for a particular subset of MITL 2
4 ) 5 ) 5 ) Automata Theoretic Verification 5 O I J A H F A H J O ) K J = J ) K J = J 2 K? J ) K J = J ) System S satisfies property ϕ iff the language of the automaton A S (adequately) describing S is included in the language of the tableau automaton A ϕ of ϕ iff the languages L(A S ) and L(A ϕ ) of the automata A S and A ϕ = A ϕ have no words in common iff the language of the synchronous product A S A ϕ is empty. 3
5 2. Tableaux for Linear Temporal Logic On-the-fly tableau construction based on separation of now and next using the following equivalences. ϕ 1 Uϕ 2 ϕ 2 (ϕ 1 ϕ 1 Uϕ 2 ) ϕ 1 Vϕ 2 ϕ 2 (ϕ 1 ϕ 1 Vϕ 2 ) Using these equivalences every LTL formulas can be rewritten into an equivalent formula in disjunctive temporal form. k i=1 Π i Φ i For instance, puq q (p (puq)) 4
6 On-the-fly Tableau Construction From this form the tableau construction follows k i=1 Π i Φ i Acceptance conditions for liveness aspects Recently optimisations have been studied to improve on the basic procedure. 5
7 3. Real-Time Temporal Logics Extensions of linear temporal logic have been introduced to express properties of timed systems. The time domain may be discrete (e.g. N) or dense (e.g. R). Different logics have been introduced. MTL, MITL, TPTL (freeze quantifiers) Tableaux constructions exist but not on-the-fly or designed for efficient model-checking (as a consequence) they have not been implemented 6
8 Preliminary definitions An interval I is a left-closed and right-open subset [a, b) of R 0. A state σ is a subset of the set Prop of atomic propositions. A timed state sequence ρ is a pair ( σ, Ī) consisting of an infinite sequence of states and an (initial, diverging and consecutive) infinite sequence of intervals. ρ(t) being the state at time t and ρ t the suffix of the timed state sequence starting from time t. F F F " $ Time state sequences ρ 1 and ρ 2 are called equivalent if for every t R, ρ 1 (t) = ρ 2 (t). 7
9 The Logic We consider a restricted version of the real-time temporal logic MITL of (Alur, 91), MITL, with formulas of the following form and interpreted on timed state sequences (p Prop, d N). ϕ ::= true p ϕ ϕ 1 ϕ 2 ϕ 1 U d ϕ 2 ρ = true; ρ = p iff p ρ(0); ρ = ϕ iff not ρ = ϕ; ρ = ϕ 1 ϕ 2 iff ρ = ϕ 1 or ρ = ϕ 2 ; ρ = ϕ 1 U d ϕ 2 iff there is some 0 t d, such that ρ t = ϕ 2 and for all 0 t < t, ρ t = ϕ 1. d ϕ def = trueu d ϕ d ϕ def = d ϕ 8
10 4. The Extended Logic Obtain discretisation of the timed state sequence and normal form by separating now (current interval) and next (TSS from next interval onward). Extended logic with timers, a next operator, in positive form and interpreted within a timer environment ν : T N. ψ ::= ϕ ψ 1 ψ 2 ψ 1 ψ 2 TS.ψ x > 0 x 0 ϕ 1 V <d ϕ 2 ϕ 1 U x ϕ 2 ϕ 1 V <x ϕ 2 ψ TS is a timer assignment TS : T N. ϕ 1 U d ϕ 2 [x := d].(ϕ 1 U x ϕ 2 ) (ϕ 1 V <x ϕ 2 to obtain x 0 instead of x < 0) 9
11 Semantics (interesting operators only) ρ = ν ϕ iff ρ = ϕ; ρ = ν TS.ψ iff ρ = TS(ν) ψ; ρ = ν ϕ 1 U x ϕ 2 iff there is some 0 t ν(x), such that ρ t = ν t ϕ 2 and for all 0 t < t, ρ t = ν t ϕ 1 ; ρ = ν ϕ 1 V <x ϕ 2 iff for all 0 t < ν(x), ρ t = ν t ϕ 2 or there is some 0 t < t, such that ρ t = ν t ϕ 1 ; ρ = ν x > 0 iff ν(x) > 0; ρ = ν x 0 iff ν(x) 0; ρ = ν ψ iff ( σ 1, Ī 1) = ν Ī(0) ψ where ρ = ( σ, Ī) 10
12 ϕ-fineness (1) The operator discriminates between equivalent timed state sequences. Definition 1. An interval sequence Ī is called ϕ-fine for timed state sequence ρ if for every syntactic subformula ψ of ϕ, every k 0, and every t 1, t 2 Ī(k), we have ρ t 1 = ψ iff ρ t 2 = ψ. In case that Ī is ϕ-fine for a timed state sequence ( σ, Ī), also ( σ, Ī) will be called ϕ-fine. 11
13 ϕ-fineness (2) In (Alur, 91) it was shown that the intervals of a timed state sequence can always be refined so that the value of a given MITL formula does not change within any interval. This result still holds in our restricted setting of timed state sequences and formulas. Lemma 1. Let ϕ be an MITL formula and ρ a TSS. Then there exists a ϕ-fine TSS that is a refinement of and equivalent with ρ. If we restrict timed state sequences to ϕ-fine timed state sequences, then the operator turns out to provide a suitable discretisation for a tableau. 12
14 Disjunctive Temporal Form The temporal normal form and rewrite procedure Definition 2. An MITL formula is in disjunctive temporal form if it is of the form k i=1 TS i. (Π i Ξ i Φ i ) the TS i are timer settings, the Π i are conjunctions of atomic propositions and negated atomic propositions, the Ξ i are conjunctions of timer conditions, and the Φ i conjunctions of MITL formulas. Lemma 2. Every extended MITL formula can be rewritten to an equivalent formula in disjunctive temporal form. 13
15 7 N 8 N Rewrite Rules (1) Every MITL formula can be rewritten into an equivalent formula in disjunctive temporal form. ϕ 1 U d ϕ 2 [y := d].(ϕ 1 U y ϕ 2 ) ϕ 1 V <d ϕ 2 [y := d].(ϕ 1 V <y ϕ 2 ) 14
16 8 N 8 N Rewrite Rules (2) - Unfolding ϕ 1 U x ϕ 2 ϕ 2 (x > 0 ϕ 1 (ϕ 1 U x ϕ 2 )) (if ν(x) 0) N ϕ 1 V d ϕ 2 ϕ 2 (ϕ 1 (ϕ 1 V <d ϕ 2 )) ϕ 1 V <x ϕ 2 x 0 (ϕ 2 (ϕ 1 (ϕ 1 V <x ϕ 2 ))) N 15
17 Rewrite Rules (3) Limiting the number of timers The unfolding of U and V operators introduce new timers. The following equivalences allow the use of a single timer per U or V formula. If ν(x) d, (ϕ 1 U x ϕ 2 ) ( [y := d].(ϕ 1 U y ϕ 2 ) ) ϕ 1 U x ϕ 2 (ϕ 1 V <x ϕ 2 ) ( [y := d].(ϕ 1 V <y ϕ 2 ) ) [y := d].(ϕ 1 V <y ϕ 2 ) 16
18 5. Example ( 2 p) trueu 2 p [x := 2].(trueU x p) [x := 2].(p (x > 0 true (trueu x p))) ([x := 2].p) ([x := 2].(x > 0 true (trueu x p))) ([x := 2].p) ([x := 2].(x > 0 (trueu x p))) trueu x p (if ν(x) 0) p (x > 0 true (trueu x p)) p (x > 0 true (trueu x p)) p (x > 0 (trueu x p)) 17
19 6. Tableau Construction (1) - Timed Automata Timed automaton A ϕ = (L, T, L 0, Q, TC, E) in the style of (Alur and Dill, 91) Using only left-closed right-open intervals. States are labelled with symbols, not transitions. Timers decrease. Only timer conditions of the form x > 0 or x 0 are used. 18
20 Tableau Construction (2) Building the tableau automaton for the formula ϕ. The set T includes a timer for every ϕ 1 U d ϕ 2 and ϕ 1 V d ϕ 2 subformula of ϕ. Use the alphabet 2 Prop, where Prop is the set of atomic propositions occurring in ϕ. Start generating locations (L, L 0, sets of (extended) subformulas of ϕ) and transitions (E) on-the-fly using the disjunctive temporal form procedure. Use the Π i of the disjunctive temporal form terms for the symbol labelling Q. Use the Ξ i of the disjunctive temporal form terms for the labelling TC with timer conditions. 19
21 On-the-fly Tableau Construction k i=1 TS i. (Π i Ξ i Φ i ) Use the normal form procedure to determine the timer setting operations and labelling of the states. 20
22 N F Example (1) Construction of the tableau automaton of the formula 2 p (= trueu 2 p). trueu 2 p ([x := 2].p) ([x := 2].(x > 0 (trueu x p))) N N N J H K A 7 F J H K A 21
23 N F Example (2) Construction of the tableau automaton of the formula 2 p (= trueu 2 p). trueu 2 p ([x := 2].p) ([x := 2].(x > 0 (trueu x p))) trueu x p p (x > 0 (trueu x p)) N N N J H K A 7 F J H K A 22
24 N F Example (3) Construction of the tableau automaton of the formula 2 p (= trueu 2 p). trueu 2 p ([x := 2].p) ([x := 2].(x > 0 (trueu x p))) trueu x p p (x > 0 (trueu x p)) true true true N N N J H K A 7 F J H K A J H K A 23
25 #! & F $ F ' F " F % Example Tableau automaton of the formula p. Timer x is used enforce constraints arising from 5 p subformula. Timer y is used enforce constraints arising from p subformula. N # O N # N # O O N # N O N # O O O N O N O O N # N 24
26 7. Some Numerical Results Formula #states #transitions #timers 5 p p ) 5 ( 1 p 1 q ( )) pu 1 qu 1 (ru 1 s p ( )) ( 5 q 1 r ( ) p 5 q U p ((( ) ) ) pu 4 q U 3 r U 2 s U 1 t ! $ J H = I E J E I I J = J A I " $ & " 5 E A B. H K = 25
27 8. Conclusions Introduction of timers, timer conditions and a next operator into the logic. Rewrite rules to transform formulas into disjunctive temporal form which constitutes the basis for the on-the-fly tableau construction. We have introduced an on-the-fly construction for a dense real-time linear temporal logic. We have implemented the algorithm and collected some experimental results. Generalisation to arbitrary intervals possible. In order to check an MITL formula for satisfiability the restricted analysis suffices. Optimisations are still possible similar to the untimed case. Generalisation to include unbounded until operator using acceptance conditions. 26
Trace Diagnostics using Temporal Implicants
Trace Diagnostics using Temporal Implicants ATVA 15 Thomas Ferrère 1 Dejan Nickovic 2 Oded Maler 1 1 VERIMAG, University of Grenoble / CNRS 2 Austrian Institute of Technology October 14, 2015 Motivation
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationHelsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66
Helsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66 Teknillisen korkeakoulun tietojenkäsittelyteorian laboratorion tutkimusraportti 66 Espoo 2000 HUT-TCS-A66
More informationTimed Test Generation Based on Timed Temporal Logic
Timed Test Generation Based on Timed Temporal Logic STEFAN D. BRUDA and CHUN DAI Department of Computer Science Bishop s University Sherbrooke, Quebec J1M 1Z7 CANADA stefan@bruda.ca, cdai@cs.ubishops.ca
More informationBüchi Automata and Linear Temporal Logic
Büchi Automata and Linear Temporal Logic Joshua D. Guttman Worcester Polytechnic Institute 18 February 2010 Guttman ( WPI ) Büchi & LTL 18 Feb 10 1 / 10 Büchi Automata Definition A Büchi automaton is a
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationTimo Latvala. February 4, 2004
Reactive Systems: Temporal Logic LT L Timo Latvala February 4, 2004 Reactive Systems: Temporal Logic LT L 8-1 Temporal Logics Temporal logics are currently the most widely used specification formalism
More informationChapter 3: Linear temporal logic
INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification
More informationAutomata on Infinite words and LTL Model Checking
Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of
More informationPropositional and Predicate Logic - V
Propositional and Predicate Logic - V Petr Gregor KTIML MFF UK WS 2016/2017 Petr Gregor (KTIML MFF UK) Propositional and Predicate Logic - V WS 2016/2017 1 / 21 Formal proof systems Hilbert s calculus
More informationKE/Tableaux. What is it for?
CS3UR: utomated Reasoning 2002 The term Tableaux refers to a family of deduction methods for different logics. We start by introducing one of them: non-free-variable KE for classical FOL What is it for?
More informationarxiv: v1 [cs.lo] 17 Jun 2014
On MITL and alternating timed automata over infinite words Thomas Brihaye 1, Morgane Estiévenart 1, and Gilles Geeraerts 2 1 UMons, Belgium, 2 U.L.B., Belgium arxiv:1406.4395v1 [cs.lo] 17 Jun 2014 Abstract.
More informationTemporal Logic Model Checking
18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University
More informationAlternating-Time Temporal Logic
Alternating-Time Temporal Logic R.Alur, T.Henzinger, O.Kupferman Rafael H. Bordini School of Informatics PUCRS R.Bordini@pucrs.br Logic Club 5th of September, 2013 ATL All the material in this presentation
More informationProperty Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms
Property Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms Wen-ling Huang and Jan Peleska University of Bremen {huang,jp}@cs.uni-bremen.de MBT-Paradigm Model Is a partial
More informationTCTL model-checking of Time Petri Nets
1 TCTL model-checking of Time Petri Nets Hanifa Boucheneb 1, Guillaume Gardey 2,3 and Olivier H. Roux 2 Affiliations : 1 : École polytechnique de Montréal, C.P. 6079, succ. Centre-ville Montréal H3C3A7
More informationT Reactive Systems: Temporal Logic LTL
Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Temporal Logic LTL Spring 2005, Lecture 4 January 31, 2005 Tik-79.186 Reactive Systems 2 Temporal Logics Temporal logics are currently the most
More informationTemporal Logic - Soundness and Completeness of L
Temporal Logic - Soundness and Completeness of L CS402, Spring 2018 Soundness Theorem 1 (14.12) Let A be an LTL formula. If L A, then A. Proof. We need to prove the axioms and two inference rules to be
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationMODEL-CHECKING IN DENSE REAL-TIME SHANT HARUTUNIAN
MODEL-CHECKING IN DENSE REAL-TIME SHANT HARUTUNIAN 1. Introduction These slides are for a talk based on the paper Model-Checking in Dense Real- Time, by Rajeev Alur, Costas Courcoubetis, and David Dill.
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationGuest lecturer: Mark Reynolds, The University of Western Australia. May 7, 2014
Università degli studi di Udine Laurea Magistrale: Informatica Lectures for April/May 2014 La verifica del software: temporal logic Lecture 03 LTL tableau continued Guest lecturer: Mark Reynolds, The University
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationOverview. overview / 357
Overview overview6.1 Introduction Modelling parallel systems Linear Time Properties Regular Properties Linear Temporal Logic (LTL) Computation Tree Logic syntax and semantics of CTL expressiveness of CTL
More informationLecture Notes on Emptiness Checking, LTL Büchi Automata
15-414: Bug Catching: Automated Program Verification Lecture Notes on Emptiness Checking, LTL Büchi Automata Matt Fredrikson André Platzer Carnegie Mellon University Lecture 18 1 Introduction We ve seen
More informationRobustness of Temporal Logic Specifications for Continuous-Time Signals
Robustness of Temporal Logic Specifications for Continuous-Time Signals Georgios E. Fainekos a, George J. Pappas a,b a Department of Computer and Information Science, University of Pennsylvania, 3330 Walnut
More informationTheoretical Foundations of the UML
Theoretical Foundations of the UML Lecture 17+18: A Logic for MSCs Joost-Pieter Katoen Lehrstuhl für Informatik 2 Software Modeling and Verification Group moves.rwth-aachen.de/teaching/ws-1718/fuml/ 5.
More informationIntroduction to Logic in Computer Science: Autumn 2006
Introduction to Logic in Computer Science: Autumn 2006 Ulle Endriss Institute for Logic, Language and Computation University of Amsterdam Ulle Endriss 1 Plan for Today Today s class will be an introduction
More informationarxiv: v1 [cs.lo] 16 Dec 2010
A Decidable Timeout based Extension of Propositional Linear Temporal Logic arxiv:1012.3704v1 [cs.lo] 16 Dec 2010 Janardan Misra EMCSS India Pvt. Ltd., Bangalore 560048, India. Email: janmishra@gmail.com
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 91 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationA Hierarchy for Accellera s Property Specification Language
A Hierarchy for Accellera s Property Specification Language Thomas Türk May 1st, 2005 Diploma Thesis University of Kaiserslautern Supervisor: Prof. Dr. Klaus Schneider Vorliegende Diplomarbeit wurde von
More informationApplied Logic. Lecture 1 - Propositional logic. Marcin Szczuka. Institute of Informatics, The University of Warsaw
Applied Logic Lecture 1 - Propositional logic Marcin Szczuka Institute of Informatics, The University of Warsaw Monographic lecture, Spring semester 2017/2018 Marcin Szczuka (MIMUW) Applied Logic 2018
More informationFrom MTL to Deterministic Timed Automata
From MTL to Deterministic Timed Automata Dejan Ničković 1 and Nir Piterman 1 IST, Klosterneuburg, Austria Imperial College London, London, UK Abstract. In this paper we propose a novel technique for constructing
More informationTecniche di Specifica e di Verifica. Automata-based LTL Model-Checking
Tecniche di Specifica e di Verifica Automata-based LTL Model-Checking Finite state automata A finite state automaton is a tuple A = (Σ,S,S 0,R,F) Σ: set of input symbols S: set of states -- S 0 : set of
More informationModel Checking of Safety Properties
Model Checking of Safety Properties Orna Kupferman Hebrew University Moshe Y. Vardi Rice University October 15, 2010 Abstract Of special interest in formal verification are safety properties, which assert
More informationMODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS
TKK Reports in Information and Computer Science Espoo 2008 TKK-ICS-R3 MODEL CHECKING TIMED SAFETY INSTRUMENTED SYSTEMS Jussi Lahtinen ABTEKNILLINEN KORKEAKOULU TEKNISKA HÖGSKOLAN HELSINKI UNIVERSITY OF
More informationAlan Bundy. Automated Reasoning LTL Model Checking
Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have
More informationLinear-Time Logic. Hao Zheng
Linear-Time Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE, USF)
More informationModel Checking Restricted Sets of Timed Paths
Model Checking Restricted Sets of Timed Paths Nicolas Markey a Jean-François Raskin b a Lab. Spécification et Vérification ENS Cachan & CNRS UMR8643 61, avenue Président Wilson 94235 Cachan Cedex France
More informationDecidability Results for Probabilistic Hybrid Automata
Decidability Results for Probabilistic Hybrid Automata Prof. Dr. Erika Ábrahám Informatik 2 - Theory of Hybrid Systems RWTH Aachen SS09 - Probabilistic hybrid automata 1 / 17 Literatur Jeremy Sproston:
More informationSyntax and Semantics of Propositional Linear Temporal Logic
Syntax and Semantics of Propositional Linear Temporal Logic 1 Defining Logics L, M, = L - the language of the logic M - a class of models = - satisfaction relation M M, ϕ L: M = ϕ is read as M satisfies
More informationDeterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction
Deterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction Javier Esparza 1 Jan Křetínský 2 Salomon Sickert 1 1 Fakultät für Informatik, Technische Universität
More informationAutomated Synthesis of Tableau Calculi
Automated Synthesis of Tableau Calculi Renate A. Schmidt 1 and Dmitry Tishkovsky 1 School of Computer Science, The University of Manchester Abstract This paper presents a method for synthesising sound
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationLecture 3: MSO to Regular Languages
Lecture 3: MSO to Regular Languages To describe the translation from MSO formulas to regular languages one has to be a bit more formal! All the examples we used in the previous class were sentences i.e.,
More informationModel Checking Algorithms
Model Checking Algorithms Bow-Yaw Wang Institute of Information Science Academia Sinica, Taiwan November 14, 2018 Bow-Yaw Wang (Academia Sinica) Model Checking Algorithms November 14, 2018 1 / 56 Outline
More informationWhat is this course about?
What is this course about? Examining the power of an abstract machine What can this box of tricks do? What is this course about? Examining the power of an abstract machine Domains of discourse: automata
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationAn Introduction to Modal Logic III
An Introduction to Modal Logic III Soundness of Normal Modal Logics Marco Cerami Palacký University in Olomouc Department of Computer Science Olomouc, Czech Republic Olomouc, October 24 th 2013 Marco Cerami
More informationOptimal Control of Mixed Logical Dynamical Systems with Linear Temporal Logic Specifications
Optimal Control of Mixed Logical Dynamical Systems with Linear Temporal Logic Specifications Sertac Karaman, Ricardo G. Sanfelice, and Emilio Frazzoli Abstract Recently, Linear Temporal Logic (LTL) has
More informationChapter 4: Classical Propositional Semantics
Chapter 4: Classical Propositional Semantics Language : L {,,, }. Classical Semantics assumptions: TWO VALUES: there are only two logical values: truth (T) and false (F), and EXTENSIONALITY: the logical
More informationModel Checking. Temporal Logic. Fifth International Symposium in Programming, volume. of concurrent systems in CESAR. In Proceedings of the
Sérgio Campos, Edmund Why? Advantages: No proofs Fast Counter-examples No problem with partial specifications can easily express many concurrency properties Main Disadvantage: State Explosion Problem Too
More informationLinear-time Temporal Logic
Linear-time Temporal Logic Pedro Cabalar Department of Computer Science University of Corunna, SPAIN cabalar@udc.es 2015/2016 P. Cabalar ( Department Linear oftemporal Computer Logic Science University
More informationPropositional and Predicate Logic - IV
Propositional and Predicate Logic - IV Petr Gregor KTIML MFF UK ZS 2015/2016 Petr Gregor (KTIML MFF UK) Propositional and Predicate Logic - IV ZS 2015/2016 1 / 19 Tableau method (from the previous lecture)
More informationLTL is Closed Under Topological Closure
LTL is Closed Under Topological Closure Grgur Petric Maretić, Mohammad Torabi Dashti, David Basin Department of Computer Science, ETH Universitätstrasse 6 Zürich, Switzerland Abstract We constructively
More informationwords) that accepts precisely all the models of the formula. The automatatheoretic approach to model checking ([10,13]) relies on tableau algorithms t
URL: http://www.elsevier.nl/locate/entcs/volume55.html 19 pages On the Construction of Monitors for Temporal Logic Properties M.C.W. Geilen 1 Section of Information and Communication Systems Faculty of
More informationSymbolic Model Checking Property Specification Language*
Symbolic Model Checking Property Specification Language* Ji Wang National Laboratory for Parallel and Distributed Processing National University of Defense Technology *Joint Work with Wanwei Liu, Huowang
More informationLecture Notes on Model Checking
Lecture Notes on Model Checking 15-816: Modal Logic André Platzer Lecture 18 March 30, 2010 1 Introduction to This Lecture In this course, we have seen several modal logics and proof calculi to justify
More informationComputation Tree Logic (CTL) & Basic Model Checking Algorithms
Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking
More information3 Propositional Logic
3 Propositional Logic 3.1 Syntax 3.2 Semantics 3.3 Equivalence and Normal Forms 3.4 Proof Procedures 3.5 Properties Propositional Logic (25th October 2007) 1 3.1 Syntax Definition 3.0 An alphabet Σ consists
More informationDecision Procedures for CTL
Decision Procedures for CTL Oliver Friedmann 1 Markus Latte 1 1 Dept. of Computer Science, Ludwig-Maximilians-University, Munich, Germany CLoDeM Edinburgh, 15 July 2010 Introduction to CTL Origin: Emerson
More informationFirst-order resolution for CTL
First-order resolution for Lan Zhang, Ullrich Hustadt and Clare Dixon Department of Computer Science, University of Liverpool Liverpool, L69 3BX, UK {Lan.Zhang, U.Hustadt, CLDixon}@liverpool.ac.uk Abstract
More informationMetric Integer Interval Temporal Logic. Mathematics and Applications
Metric Integer Interval Temporal Logic Samuel Lukas Vogel Thesis to obtain the Master of Science Degree in Mathematics and Applications Supervisor(s): Prof. João Rasga Examination Committee Chairperson:
More informationTimo Latvala. March 7, 2004
Reactive Systems: Safety, Liveness, and Fairness Timo Latvala March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness 14-1 Safety Safety properties are a very useful subclass of specifications.
More informationChapter 4: Computation tree logic
INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification
More informationReal-Time Systems. Lecture 15: The Universality Problem for TBA Dr. Bernd Westphal. Albert-Ludwigs-Universität Freiburg, Germany
Real-Time Systems Lecture 15: The Universality Problem for TBA 2013-06-26 15 2013-06-26 main Dr. Bernd Westphal Albert-Ludwigs-Universität Freiburg, Germany Contents & Goals Last Lecture: Extended Timed
More informationComplexity of Timeline-Based Planning over Dense Temporal Domains: Exploring the Middle Ground
Complexity of Timeline-Based Planning over Dense Temporal Domains: Exploring the Middle Ground Laura Bozzelli Adriano Peron University of Napoli Federico II, Napoli, Italy lr.bozzelli@gmail.com adrperon@unina.it
More informationTemporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.
EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016
More informationPropositional Calculus - Soundness & Completeness of H
Propositional Calculus - Soundness & Completeness of H Moonzoo Kim CS Dept. KAIST moonzoo@cs.kaist.ac.kr 1 Review Goal of logic To check whether given a formula Á is valid To prove a given formula Á `
More informationDecision Procedures for CTL
Decision Procedures for CTL Oliver Friedmann and Markus Latte Dept. of Computer Science, University of Munich, Germany Abstract. We give an overview over three serious attempts to devise an effective decision
More informationComputation Tree Logic
Computation Tree Logic Computation tree logic (CTL) is a branching-time logic that includes the propositional connectives as well as temporal connectives AX, EX, AU, EU, AG, EG, AF, and EF. The syntax
More informationRelational dual tableaux for interval temporal logics *
Relational dual tableaux for interval temporal logics * Davide Bresolin * Joanna Golińska-Pilarek ** Ewa Orłowska ** * Department of Mathematics and Computer Science University of Udine (Italy) bresolin@dimi.uniud.it
More informationAutomata-based Verification - III
COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationSyntactic Characterisations in Model Theory
Department of Mathematics Bachelor Thesis (7.5 ECTS) Syntactic Characterisations in Model Theory Author: Dionijs van Tuijl Supervisor: Dr. Jaap van Oosten June 15, 2016 Contents 1 Introduction 2 2 Preliminaries
More informationEfficient Model Checking of Safety Properties
Efficient Model Checking of Safety Properties Timo Latvala Laboratory for Theoretical Computer Science Helsinki University of Technology P.O. Box 9205 FIN-02015 HUT Finland Timo.Latvala@hut.fi Abstract.
More informationNew Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations
New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations (Extended Abstract) Gaoyan Xie, Cheng Li and Zhe Dang School of Electrical Engineering and
More informationFrom Liveness to Promptness
From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every
More informationPSPACE-completeness of LTL/CTL model checking
PSPACE-completeness of LTL/CTL model checking Peter Lohmann April 10, 2007 Abstract This paper will give a proof for the PSPACE-completeness of LTLsatisfiability and for the PSPACE-completeness of the
More informationTABLEAU SYSTEM FOR LOGIC OF CATEGORIAL PROPOSITIONS AND DECIDABILITY
Bulletin of the Section of Logic Volume 37:3/4 (2008), pp. 223 231 Tomasz Jarmużek TABLEAU SYSTEM FOR LOGIC OF CATEGORIAL PROPOSITIONS AND DECIDABILITY Abstract In the article we present an application
More informationPartially Ordered Two-way Büchi Automata
Partially Ordered Two-way Büchi Automata Manfred Kufleitner Alexander Lauser FMI, Universität Stuttgart, Germany {kufleitner, lauser}@fmi.uni-stuttgart.de June 14, 2010 Abstract We introduce partially
More informationPropositional Logic Language
Propositional Logic Language A logic consists of: an alphabet A, a language L, i.e., a set of formulas, and a binary relation = between a set of formulas and a formula. An alphabet A consists of a finite
More informationAbstracting real-valued parameters in parameterised boolean equation systems
Department of Mathematics and Computer Science Formal System Analysis Research Group Abstracting real-valued parameters in parameterised boolean equation systems Master Thesis M. Laveaux Supervisor: dr.
More informationLinking Duration Calculus and TLA
Linking Duration Calculus and TLA Yifeng Chen and Zhiming Liu Department of Computer Science, University of Leicester, Leicester LE1 7RH, UK Email: {Y.Chen, Z.Liu}@mcs.le.ac.uk Abstract. Different temporal
More informationMathematical Logic Propositional Logic - Tableaux*
Mathematical Logic Propositional Logic - Tableaux* Fausto Giunchiglia and Mattia Fumagalli University of Trento *Originally by Luciano Serafini and Chiara Ghidini Modified by Fausto Giunchiglia and Mattia
More informationA Logical Characterization for Weighted Event-Recording Automata
A Logical Characterization for Weighted Event-Recording Automata June 23, 2009 Karin Quaas Institut für Informatik, Universität Leipzig 04009 Leipzig, Germany quaas@informatik.uni-leipzig.de Abstract.
More informationThe Complexity of Computing the Behaviour of Lattice Automata on Infinite Trees
The Complexity of Computing the Behaviour of Lattice Automata on Infinite Trees Karsten Lehmann a, Rafael Peñaloza b a Optimisation Research Group, NICTA Artificial Intelligence Group, Australian National
More informationTableau-Based Automata Construction for Dynamic Linear Time Temporal Logic
Tableau-Based Automata Construction for Dynamic Linear Time Temporal Logic Laura Giordano Università del Piemonte Orientale Alessandria, Italy laura@mfn.unipmn.it Alberto Martelli Università di Torino
More informationNatural Deduction for Propositional Logic
Natural Deduction for Propositional Logic Bow-Yaw Wang Institute of Information Science Academia Sinica, Taiwan September 10, 2018 Bow-Yaw Wang (Academia Sinica) Natural Deduction for Propositional Logic
More informationHelsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 83
Helsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 83 Teknillisen korkeakoulun tietojenkäsittelyteorian laboratorion tutkimusraportti 83 Espoo 2003 HUT-TCS-A83
More informationModal and Temporal Logics
Modal and Temporal Logics Colin Stirling School of Informatics University of Edinburgh July 23, 2003 Why modal and temporal logics? 1 Computational System Modal and temporal logics Operational semantics
More informationModel Checking Real-Time Systems
Model Checking Real-Time Systems Patricia Bouyer, Uli Fahrenberg, Kim G. Larsen, Nicolas Markey, Joël Ouaknine, and James Worrell Abstract This chapter surveys timed automata as a formalism for model checking
More informationSyntax. Notation Throughout, and when not otherwise said, we assume a vocabulary V = C F P.
First-Order Logic Syntax The alphabet of a first-order language is organised into the following categories. Logical connectives:,,,,, and. Auxiliary symbols:.,,, ( and ). Variables: we assume a countable
More informationOn Real-time Monitoring with Imprecise Timestamps
On Real-time Monitoring with Imprecise Timestamps David Basin 1, Felix Klaedtke 2, Srdjan Marinovic 1, and Eugen Zălinescu 1 1 Institute of Information Security, ETH Zurich, Switzerland 2 NEC Europe Ltd.,
More informationAutomata theory. An algorithmic approach. Lecture Notes. Javier Esparza
Automata theory An algorithmic approach Lecture Notes Javier Esparza July 2 22 2 Chapter 9 Automata and Logic A regular expression can be seen as a set of instructions ( a recipe ) for generating the words
More informationPropositional Calculus - Semantics (3/3) Moonzoo Kim CS Dept. KAIST
Propositional Calculus - Semantics (3/3) Moonzoo Kim CS Dept. KAIST moonzoo@cs.kaist.ac.kr 1 Overview 2.1 Boolean operators 2.2 Propositional formulas 2.3 Interpretations 2.4 Logical Equivalence and substitution
More informationα-formulas β-formulas
α-formulas Logic: Compendium http://www.ida.liu.se/ TDDD88/ Andrzej Szalas IDA, University of Linköping October 25, 2017 Rule α α 1 α 2 ( ) A 1 A 1 ( ) A 1 A 2 A 1 A 2 ( ) (A 1 A 2 ) A 1 A 2 ( ) (A 1 A
More informationEliminating past operators in Metric Temporal Logic
Eliminating past operators in Metric Temporal Logic Deepak D Souza 1, Raj Mohan M 1, and Pavithra Prabhakar 2 1 Dept. of Computer Science & Automation Indian Institute of Science, Bangalore 560012, India.
More informationSerge Haddad Mathieu Sassolas. Verification on Interrupt Timed Automata. Research Report LSV-09-16
Béatrice Bérard Serge Haddad Mathieu Sassolas Verification on Interrupt Timed Automata Research Report LSV-09-16 July 2009 Verification on Interrupt Timed Automata Béatrice Bérard 1, Serge Haddad 2, Mathieu
More information