Lecture 7 Synthesis of Reactive Control Protocols
|
|
- Lucy Sims
- 6 years ago
- Views:
Transcription
1 Lecture 7 Synthesis of Reactive Control Protocols Richard M. Murray Nok Wongpiromsarn Ufuk Topcu California Institute of Technology AFRL, 25 April 2012 Outline Review: networked control systems and cooperative control systems Asynchronous execution / group messaging systems (virtual synchrony) Verification of async control protocols for multi-agent, cooperative control Applications of model checking to Alice s actuation interface
2 Alice s Logic Planner DR,NP,S coll.-free path for DR,PR,S found DR,A coll.-free path for DR,A found DR,B coll.-free path found passing finished or obs disappeared STO,NP,S DR,P,S passing finished or obs disappeared & #DR,PR,S >= M & #lanes = 1 coll.-free path found coll.-free path found & #lanes=1 OFF-ROAD STO,A STO,B stopped & obs detected coll.-free path found backup finished & #BACKUP < N backup finished & #BACKUP >= N & #lanes>1 FAILED STO,P,S & #DR,PR,S < M DR,PR,S coll.-free path found & #DR,PR,S >= M & #lanes > 1 BACKUP & #lanes > 1 & #lanes = 1 PAUSED ROAD REGION STO,PR,S Given a specification, whether the planner is correct with respect to depends on the environment s actions (e.g., how obstacles move) a correct planner needs to ensure that is satisfied for all the possible valid behaviors of the environment How to design such a correct planner? 2
3 Open System Synthesis y P y An open system is a system whose behaviors can be affected by external influence E x E x C CP y Open (synchronous) synthesis: Given a system that describes all the possible actions - plant actions y are controllable - environment actions x are uncontrollable a specification (x, y) find a strategy f(x) for the controllable actions which will maintain the specification against all possible adversary moves, i.e., 8x (x, f(x)) time E x 0 x 1 x 2 x 3 CP y 0 = f(x 0 ) y 1 = f(x 0 x 1 ) y 2 = f(x 0 x 1 x 2 ) y 3 = f(x 0 x 1 x 2 x 3 ) 3
4 Reactive System Synthesis Reactive systems are open systems that maintain an ongoing interaction with their environment rather than producing an output on termination. Consider the synthesis of a reactive system with input x and output y, specified by the linear temporal formula (x, y). The system contains 2 components S1 (i.e., environment ) and S2 (i.e., reactive module ) - Only S1 can modify x - Only S2 can modify y Want to show that S2 has a winning strategy for y against all possible x scenarios the environment may present to it. - Two-person game: treat environment as adversary S2 does its best, by manipulating y, to maintain (x, y) S1 does its best, by manipulating x, to falsify (x, y) If a winning strategy for S2 exists, we say that (x, y) is realizable x S1 S2 y 4
5 Satisfiability Realizability Realizability should guarantee the specification against all possible (including adversarial) environment (Rosner 98) To solve the problem one must find a satisfying tree where the branching represents all possible inputs,y0 x 2 {x 0,x 1 },y1,y2,y3,y4,y5,y6 Satisfiability of (x, y) only ensures that there exists at least one behavior, listing the running values of x and y that satisfies (x, y) There is a way for the plant and the environment to cooperate to achieve (x, y) Existence of a winning strategy for S2 can be expressed by the AE-formula 8x9y (x, y) 5
6 The Runner Blocker System R B Goal Runner R tries to reach Goal. Blocker B tries to intercept and stop R. 6
7 The Runner Blocker System lose lose win 7
8 Solving Reactive System Synthesis Solution is typically given as the winning set The winning set is the set of states starting from which there exists a strategy for S2 to satisfy the specification for all the possible behaviors of S1 A winning strategy can then be constructed by saving intermediate values in the winning set computation Worst case complexity is double exponential Construct a nondeterministic Buchi automaton from (x, y) first exponent Determinize Buchi automaton into a deterministic Rabin automaton second exponent Follow a similar procedure as in closed system synthesis and construct the product of the system and the deterministic Rabin automaton Find the set of states starting from which all the possible runs in the product automaton are accepting This set can be obtained by computing the recurrent and the attractor sets Special Cases of Lower Complexity For a specification of the form p, p, p or p, the controller can be synthesized in O(N 2 ) time where N is the size of the state space Avoid translation of the formula to an automaton and determinization of the automaton 8
9 Special Case: Satisfiability Transition system Specification Define the set TS =(S, Act,!,I,AP,L) = p WIN, {s 2 S : s = p} Define the predecessor operator Pre 9 :2 S! 2 S by Pre 9 (R) ={s 2 S : 9r 2 R s.t. s! r} The set of all the states starting from which WIN is satisfiable (if the plant and the environment to cooperate) can be computed efficiently by the iteration sequence R 0 = WIN R i = R i 1 [ Pre 9 (R i 1 ), 8i >0 From Tarski-Knaster Theorem: - There exists a natural number n such that Rn = Rn-1 - Such an Rn is the minimal solution of the fix-point equation R = WIN [ Pre 9 (R) - The minimal solution of the above fix-point equation is denoted by µr.(win [ Pre 9 (R)) 9
10 The Runner Blocker System R 4 R 3 R 2 lose R 1 lose R 0 win
11 Reachability in Adversarial Setting Transition system Specification Define the set TS =(S, Act,!,I,AP,L) = p WIN, {s 2 S : s = p} Define the operator Pre 8 :2 S! 2 S and Pre 98 :2 S! 2 S by Pre 8 (R) = {s 2 S : 8r 2 S if s! r, then r 2 R} = the set of states whose all successors are in R Pre 89 (R) = Pre 8 (Pre 9 (R)) = the set of states whose all successors have at least one successor in R The set of all the states starting from which the controller can force the system into WIN can be computed efficiently by the iteration sequence R 0 = WIN R i = R i 1 [ Pre 89 (R i 1 ), 8i >0 - There exists a natural number n such that Rn = Rn-1 - Such Rn is the minimal solution of the fix-point equation - The minimal solution of the above fix-point equation is denoted by µr.(win [ Pre 89 (R)) 11 R = WIN [ Pre 89 (R)
12 The Runner Blocker System R 3 R 1 lose lose R 0 win
13 More Complicated Case DR,NP,S coll.-free path found STO,NP,S ROAD REGION stopped & obs detected coll.-free path for DR,PR,S found DR,A coll.-free path for DR,A found DR,B passing finished or obs disappeared DR,P,S passing finished or obs disappeared & #DR,PR,S >= M & #lanes = 1 coll.-free path found coll.-free path found & #lanes=1 STO,A STO,B coll.-free path found backup finished & #BACKUP < N backup finished & #BACKUP >= N & #lanes>1 STO,P,S & #DR,PR,S < M DR,PR,S coll.-free path found & #DR,PR,S >= M & #lanes > 1 BACKUP & #lanes > 1 & #lanes = 1 STO,PR,S OFF-ROAD FAILED PAUSED Game Automata Approach Consider the specification as the winning condition in an infinite two-person game between input player (S1) and output player (S2). Decide whether player S2 has a winning strategy, and if this is the case construct a finite state winning strategy. 13
14 Game Structures A game structure is a tuple G =(V, X, Y, e, s, e, s, AP,L,') V = {v 1,...,v n } is a finite set of state variables. V is the set of all the possible assignments to variables in V X V is a set of input variables Y = V\X is a set of output variables e (X ) is a proposition characterizing the initial states of the environment s (V) is a proposition characterizing the initial states of the system primed copy of X represents the set of next input variables e (V, X 0 ) is a proposition characterizing the transition relation of the environment s (V, X 0, Y 0 ) is a proposition characterizing the transition relation of the system AP is a set of atomic propositions L : V! 2 AP is a labeling function ' is an LTL formula characterizing the winning condition 14,y0,y1,y2,y0,y1,y2 V = {x, y}, X = {x}, X = {x 0,x 1 }, Y = {y}, Y = {y 0,y 1,y 2 }, x 0 = e,x 1 6 = e, (x 0,y 0 ) = s, (x i,y j ) 6 = s, 8i, j 6= 0, ((x 0,y i ),x j ) = e, 8i, j, ((x 1,y 0 ),x 0 ) = e, ((x 1,y 0 ),x 1 ) 6 = e, ((x 1,y i ),x 0 ) 6 = e, 8i 2 {1, 2}, ((x 1,y i ),x 1 ) = e, 8i 2 {1, 2}, ((x 0,y 0 ),x 0,y i ) = s, 8i, ((x 0,y 0 ),x 1,y 0 ) = s, ((x 0,y 0 ),x 1,y i ) 6 = s, 8i 6= 0,...
15 Autonomous Car Example Game Structure G =(V, X, Y, e, s, e, s, AP,L,') X (environment): obstacles, other cars, pedestrians Y (plant): vehicle state (drive VS stop, passing?, reversing?, etc) e describes the valid initial states of the environment, e.g., where obstacles can be s describes the valid initial states of the vehicle, e.g., the stop state e describes how obstacles may move s describes the valid transitions of the vehicle state ' describes the winning condition, e.g., vehicle does not get stuck 15
16 Plays Game structure G =(V, X, Y, e, s, e, s, AP,L,') infinite or the last state in the sequence has no valid successor A play of G is a maximal sequence of states = s 0 s 1... satisfying s 0 = e ^ s and (s j,s j+1 ) = e ^ s, 8j 0. Initially, the environment chooses an assignment s X 2 X such that s X = e and the system chooses an assignment s Y 2 Y such that (s X,s Y ) = e ^ s. From a state s j, the environment chooses an input s X 2 X such that (s j,s X ) = e and the system chooses an output s Y 2 Y such that (s, s X,s Y ) = s. A play is winning for the system if either = s 0 s 1...s n is finite and (s n,s X ) 6 = e, 8s X 2 X, or is infinite and = '. Otherwise is winning for the environment.,y1,y0,y2,y0 ' = (x = x 0 ^ y = y 2 ) = (x 0,y 0 ), (x 0,y 2 ), (x 0,y 1 )! is winning for the system = (x 0,y 0 )! is winning for the environment,y1,y2 16
17 Strategies Game structure G =(V, X, Y, e, s, e, s, AP,L,') memory domain A strategy for the system is a function f : M V X! M Y such that for all s 2 V,s X 2 X,m 2 M, iff(m, s, s X )=(m 0,s Y ) and (s, s X ) = e,then (s, s X,s Y ) = s. A play = s 0 s 1...is compliant with strategy f if f(m i,s i,s i+1 X )=(m i+1,s i+1 Y ), 8i. A strategy f is winning for the system from state s 2 V if all plays that start from s and are compliant with f are winning for the system. If such a winning strategy exists, we call s a winning state for the system. G f,y0,y0,y1,y2,y0,y1,y2,y0 Is f winning for the system?,y1,y2,y1,y2 f(m, (x 0,y 0 ),x 0 ) = (m, y 2 ) f(m, (x 0,y 0 ),x 1 ) = (m, y 0 ) f(m, (x 0,y 1 ),x 0 ) = (m, y 0 ) f(m, (x 0,y 1 ),x 1 ) = (m, y 1 ) f(m, (x 0,y 2 ),x 0 ) = (m, y 1 ) f(m, (x 0,y 2 ),x 1 ) = (m, y 0 ) f(m, (x 1,y 0 ),x 0 ) = (m, y 2 ) f(m, (x 1,y 0 ),x 1 ) = (m, y 2 ) 17 f(m, (x 1,y 1 ),x 0 ) = (m, y 2 ) f(m, (x 1,y 1 ),x 1 ) = (m, y 2 ) f(m, (x 1,y 2 ),x 0 ) = (m, y 2 ) f(m, (x 1,y 2 ),x 1 ) = (m, y 0 )
18 Winning Games A game structure G =(V, X, Y, e, s, e, s, AP,L,') iswinning for the system if for each s X 2 X such that s X = e,thereexistss Y 2 Y such that (s X,s Y ) = s and (s X,s Y )isa winning state for the system G f,y0,y0,y1,y2,y0,y1,y2,y0,y1,y2,y1,y2 (x 0,y 0 ) is a winning state for the system x 0 = e but x 1 6 = e (x 0,y 0 ) = s G is winning for the system 18
19 Runner Blocker Example s3 Game Structure G =(V, X, Y, e, s, e, s, AP,L,') X := {x}, X = {s 0,s 1,s 2,s 3,s 4 } Y := {y}, Y = {s 0,s 1,s 3,s 4 } e := (x = s 2 ) s0 R B s2 s4 s := (y = s 0 ) e := (x = s 2 ) =) (x 0 6= s 2 ) ^ (x 6= s 2 ) =) (x 0 = s 2 ) s := (y = s 0 _ y = s 4 ) =) (y 0 = s 1 _ y 0 = s 3 ) ^ (y = s 1 _ y = s 3 ) =) (y 0 = s 0 _ y 0 = s 4 ) ^ (y 0 6= x 0 ) s1 ' describes the winning condition, e.g., (y = s 4 ) 19
20 Runner Blocker Example q3 Play: An infinite sequence = s 0 s 1... of system (blocker + runner) states such that s0 is a valid initial state and (sj, sj+1) satisfies the transition relation of the blocker and the runner q0 R B q2 q4 Strategy: A function that gives the next runner state, given a finite number of previous system states of the current play, the current system state and the next blocker state Winning state: A state starting from which there exists a strategy for the runner to satisfy the winning condition for all the possible behaviors of the blocker q1 Winning game: For any valid initial blocker state sx, there exists a valid initial runner state sy such that (sx, sy) is a winning state Solving game: Identify the set of winning states 20
21 Solving Game Structures General solutions are hard Worst case complexity is double exponential (roughly in number of states) Special cases are easier For a specification of the form p, p, p or p, the controller can be synthesized in O(N 2 ) time where N is the size of the state space Another special case: GR(1) formulas ' =( p 1 ^...^ p m ) =) ( q 1 ^...^ q n ) {z } {z } ' e Thm (Piterman, Sa ar, Pneuli, 2007) A game structure G with a GR(1) winning condition can be solved by a symbolic algorithm in time proportional to nm V 3 ' s More useful form: Can show (tomorrow) that this can be converted to GR(1) form EECI, Mar 2011 Richard M. Murray, Caltech CDS 21
22 Solving Reachability Games Game structure G = (V, X, Y, e, s, e, s, AP, L, ') For a proposition p, let [[p]] = {s V s p} For a set R, let [[ R]] = s V s X X, (s, s X ) e s Y Y s.t. (s, s X,s Y ) s and (s X,s Y ) R similar to the Pre operator we saw earlier Reachability game: ' = p The set of winning states can be computed e ciently by the iteration sequence R 0 = R i+1 = [[p]] [[ R i ]], i 0 R i+1 is the set of states starting from which the system can force the play to reach a state satisfying p within i steps There exists a natural number n such that R n = R n 1 Such R n is the minimal solution of the fix-point equation R = [[p]] [[ R]] In µ-calculus, the minimal solution of the above fix-point equation is denoted by µr(p R) least fixpoint 22
23 Runner Blocker Example: R1 [[p]] 23
24 Runner Blocker Example: R2 [[p]] 24
25 Runner Blocker Example: R3 = R4 =... [[p]] 25
26 Solving Safety Games Game structure G = (V, X, Y, e, s, e, s, AP, L, ') For a proposition p, let [[p]] = {s V s p} For a set R, let [[ R]] = s V s X X, (s, s X ) e s Y Y s.t. (s, s X,s Y ) s and (s X,s Y ) R Safety game: ' = p The set of winning states can be computed e ciently by the iteration sequence R 0 = V R i+1 = [[p]] [[ R i ]], i 0 R i+1 is the set of states starting from which the system can force the play to stay in states satisfying p for i steps There exists a natural number n such that R n = R n 1 Such R n is the maximal solution of the fix-point equation R = [[p]] [[ R]] In µ-calculus, the minimal solution of the above fix-point equation is denoted by R(p R) greatest fixpoint 26
27 Runner Blocker Example: R1 = R2 =... 27
28 Solving Games Game structure G =(V, X, Y, e, s, e, s, AP,L,') ' p p p The set of winning states for the system µx(p X) X(p X) XµY (p X) Y X(p X) is the largest set S of states such that all the states in S satisfy p, and starting from a state in S, the system can force the play to transition to a state in S XµY (p X) Y is the set of state starting from which the system can force the play to satisfy p infinitely often The disjunction and µy operators ensure that the system is in a state where it can force the play to reach a state satisfying p The conjunction and the X operators ensure that the above statement is true at all time 28
29 Games and Realizability Game structure G =(V, X, Y, e, s, e, s, AP,L,') The system wins in G i the specification =( e =) s ) ^ e =) (( e ) =) s ) ^ ( e ^ e ) =) ' is realizable. Given an LTL specification, we construct G as follows e and s include the non-temporal specification parts of e and s include the local limitations on the next values of variables in X and Y ' includes all the remaining properties in that are not included in e, s, e and s G X i, (x = x i ), Y i, (y = y i ), Xi 0, (x 0 = x i ), Yi 0, (y 0 = y i ) e, X 0, s, Y 0,y1,y1,y0,y2,y2,y0 e, (X 1 ^ Y 0 ) =) X0 0 ^ (X 1 ^ Y 1 ) =) X1 0 ^ (X 1 ^ Y 2 ) =) X1 0 s, (X 0 ^ Y 0 ^ X0) 0 =) (Y1 0 _ Y2) 0 ^ (X 0 ^ Y 0 ^ X1) 0 =) (Y0) 0 ^ (X 0 ^ Y 1 ^ X0) 0 =) (Y0 0 _ Y2) 0 ^ (X 0 ^ Y 1 ^ X1) 0 =) (Y1) 0 ^ (X 0 ^ Y 2 ^ X0) 0 =) Y1 0 ^ (X 0 ^ Y 2 ^ X1) 0 =) Y0 0 ^ (X 1 ^ Y 0 ^ X0) 0 =) Y2 0 ^ (X 1 ^ Y 1 ^ X1) 0 =) Y2 0 ^ (X 1 ^ Y 2 ^ X1) 0 =) (Y0 0 _ Y1) 0 ', (X 0 ^ Y 2 ) 29
30 More intuitive specification Games and Realizability Fulfillment of the system safety depends on the liveness of the environment - The system may violate its safety if it ensures that the environment cannot fulfill its liveness implies 0 0 = e ^ e ^ ' e =) s ^ s ^ ' s 0 - If is realizable, a controller for is also a controller for (but not vice versa) - If the system wins in G =(V, X, Y, e, s, e, s, AP,L,' e =) ' s ), then 0 is realizable (but not vice versa) By adding extra output variables that represent the memory of whether the system or the environment violate their initial requirements or their safety requirements, we can construct a,y0,y1,y0 game G 0 such that G 0 is won by the system iff is realizable G,y1 X = {x}, X = {x 0,x 1 }, Y = {y}, Y = {y 0,y 1 }, e, s, true e, (x 0 = x 1 ) s, ((x 0 = x 1 ) =) (y 0 = y 1 )) ' e, ((x = x 1 ) ^ (y = y 1 )) ' s, (y = y 0 ) is realizable The system always picks y = y 0 is not realizable The system does not win in G
31 General Reactivity(1) Games GR(1) game is a game G =(V, X, Y, e, s, e, s, AP,L,') with the winning condition ' =( p 1 ^...^ p m ) =) ( q 1 ^...^ q n ) {z } {z } ' e The winning states in a GR(1) game can be computed using the fixpoint expression Z 1 µy m X (q 1 Z 2 ) Y ( p i X) i=1 Z 2 µy m X (q 2 Z 3 ) Y ( p i X) i=1 Z n µy i=1 X (q m n Z 1 ) Y ( p i X) µy X Y ( p i X) characterizes the set of states from which the system can force the play to stay indefinitely in p i states The two outer fixpoints make sure that the system wins from the set q j Z j 1 Y - The disjunction and µy operators ensure that the system is in a state where it can force the play to reach a q j Z j 1 state in a finite number of steps - The conjunction and Z j operators ensure that after visiting q j, we can loop and visit q j 1 31 ' s
32 Lecture Schedule Tue Wed Thu 8:30 L1: Intro to Protocol- Based Control Systems Computer Lab 1 Spin L8: Receding Horizon Temporal Logic Planning 10:30 L2: Automata Theory L5: Verification of Control Protocols Computer Lab 2 TuLiP 12:00 Lunch Lunch Lunch 13:30 L3: Linear Temporal Logic L6: Hybrid Systems Verification L9: Extensions, Applications and Open Problems 15:30 L4: Model Checking and Logic Synthesis L7: Synthesis of Reactive Control Protocols AFRL, Apr Richard M. Murray, Caltech CDS 32
33 Extracting GR(1) Strategies The intermediate values in the computation of the fixpoint can be used to compute a strategy, represented by a finite transition system, for a GR(1) game. This strategy does one of the followings Iterates over strategies f1,..., fn where fj ensures that the play reaches a qj state Eventually uses a fixed strategy ensuring that the play does not satisfy one of the liveness assumptions pj Complexity: A game structure G with a GR(1) winning condition can be solved by a symbolic algorithm in time proportional to nm V 3 33
34 Extensions The algorithm for solving GR(1) game can be applied to any game with the winning condition of the form where pi, qj are past formulas. Add to the game additional variables and a transition relation which encodes the deterministic Buchi automaton Examples: - Introduce a Boolean variable x - Initial condition: x = 1 - Transition relation for the environment: - Winning condition: ' =( p 1 ^...^ p m ) =) ( q 1 ^...^ q n ) {z } {z } ' e (p q) x ' s e x = (q x p) 34
Lecture 9 Synthesis of Reactive Control Protocols
Lecture 9 Synthesis of Reactive Control Protocols Nok Wongpiromsarn Singapore-MIT Alliance for Research and Technology Richard M. Murray and Ufuk Topcu California Institute of Technology EECI, 16 May 2012
More informationENES 489p. Verification and Validation: Logic and Control Synthesis
11/18/14 1 ENES 489p Verification and Validation: Logic and Control Synthesis Mumu Xu mumu@umd.edu November 18, 2014 Institute for Systems Research Aerospace Engineering University of Maryland, College
More informationSynthesis of Designs from Property Specifications
Synthesis of Designs from Property Specifications Amir Pnueli New York University and Weizmann Institute of Sciences FMCAD 06 San Jose, November, 2006 Joint work with Nir Piterman, Yaniv Sa ar, Research
More informationLecture 8 Receding Horizon Temporal Logic Planning & Finite-State Abstraction
Lecture 8 Receding Horizon Temporal Logic Planning & Finite-State Abstraction Ufuk Topcu Nok Wongpiromsarn Richard M. Murray AFRL, 26 April 2012 Contents of the lecture: Intro: Incorporating continuous
More informationReactive Protocol Synthesis for for Embedded Control Software
Reactive Protocol Synthesis for for Embedded Control Software Richard M. Murray Control & Dynamical Systems California Institute of Technology Necmiye Ozay (Michigan) Ufuk Topcu (Penn) Nok Wongpiromsarn
More informationTemporal Logic Model Checking
18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University
More informationLecture 2 Automata Theory
Lecture 2 Automata Theory Ufuk Topcu Nok Wongpiromsarn Richard M. Murray EECI, 18 March 2013 Outline Modeling (discrete) concurrent systems: transition systems, concurrency and interleaving Linear-time
More informationLecture 2 Automata Theory
Lecture 2 Automata Theory Ufuk Topcu Nok Wongpiromsarn Richard M. Murray Outline: Transition systems Linear-time properties Regular propereties EECI, 14 May 2012 This short-course is on this picture applied
More informationSynthesis of Control Protocols for Autonomous Systems
Unmanned Systems, Vol. 0, No. 0 (2013) 1 19 c World Scientific Publishing Company Synthesis of Control Protocols for Autonomous Systems Tichakorn Wongpiromsarn a, Ufuk Topcu b, Richard M. Murray c a Ministry
More informationDynamic and Adversarial Reachavoid Symbolic Planning
Dynamic and Adversarial Reachavoid Symbolic Planning Laya Shamgah Advisor: Dr. Karimoddini July 21 st 2017 Thrust 1: Modeling, Analysis and Control of Large-scale Autonomous Vehicles (MACLAV) Sub-trust
More informationSanjit A. Seshia EECS, UC Berkeley
EECS 219C: Computer-Aided Verification Explicit-State Model Checking: Additional Material Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: G. Holzmann Checking if M satisfies : Steps 1. Compute Buchi
More informationFormal Methods for Design and Verification of Embedded Control Systems: Application to an Autonomous Vehicle
Formal Methods for Design and Verification of Embedded Control Systems: Application to an Autonomous Vehicle Thesis by Tichakorn Wongpiromsarn In Partial Fulfillment of the Requirements for the Degree
More informationReactive Synthesis. Swen Jacobs VTSA 2013 Nancy, France u
Reactive Synthesis Nancy, France 24.09.2013 u www.iaik.tugraz.at 2 Property Synthesis (You Will Never Code Again) 3 Construct Correct Systems Automatically Don t do the same
More informationLecture 4 Model Checking and Logic Synthesis
Lecture 4 Model Checking and Logic Synthesis Nok Wongpiromsarn Richard M. Murray Ufuk Topcu EECI, 18 March 2013 Outline Model checking: what it is, how it works, how it is used Computational complexity
More informationGames and Synthesis. Nir Piterman University of Leicester Telč, July-Autugst 2014
Games and Synthesis Nir Piterman University of Leicester Telč, July-Autugst 2014 Games and Synthesis, EATCS Young Researchers School, Telč, Summer 2014 Games and Synthesis, EATCS Young Researchers School,
More informationInfinite Games. Sumit Nain. 28 January Slides Credit: Barbara Jobstmann (CNRS/Verimag) Department of Computer Science Rice University
Infinite Games Sumit Nain Department of Computer Science Rice University 28 January 2013 Slides Credit: Barbara Jobstmann (CNRS/Verimag) Motivation Abstract games are of fundamental importance in mathematics
More informationRevisiting Synthesis of GR(1) Specifications
Revisiting Synthesis of GR(1) Specifications Uri Klein & Amir Pnueli Courant Institute of Mathematical Sciences, NYU Haifa Verification Conference, October 2010 What Is Synthesis? Rather than implement
More informationCompositional Synthesis with Parametric Reactive Controllers
Compositional Synthesis with Parametric Reactive Controllers Rajeev Alur University of Pennsylvania alur@seas.upenn.edu Salar Moarref University of Pennsylvania moarref@seas.upenn.edu Ufuk Topcu University
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationA Symbolic Approach to Safety LTL Synthesis
A Symbolic Approach to Safety LTL Synthesis Shufang Zhu 1 Lucas M. Tabajara 2 Jianwen Li Geguang Pu 1 Moshe Y. Vardi 2 1 East China Normal University 2 Rice Lucas M. Tabajara (Rice University) 2 University
More informationSynthesis of Reactive Switching Protocols from Temporal Logic Specifications
1 Synthesis of Reactive Switching Protocols from Temporal Logic Specifications Jun Liu, Necmiye Ozay, Ufuk Topcu, and Richard M. Murray Abstract We propose formal means for synthesizing switching protocols
More informationReceding Horizon Control for Temporal Logic Specifications
Receding Horizon Control for Temporal Logic Specifications Tichaorn Wongpiromsarn California Institute of Technology Pasadena, CA no@caltech.edu Ufu Topcu California Institute of Technology Pasadena, CA
More informationBounded Synthesis. Sven Schewe and Bernd Finkbeiner. Universität des Saarlandes, Saarbrücken, Germany
Bounded Synthesis Sven Schewe and Bernd Finkbeiner Universität des Saarlandes, 66123 Saarbrücken, Germany Abstract. The bounded synthesis problem is to construct an implementation that satisfies a given
More informationSynthesis of Reactive(1) Designs
Synthesis of Reactive(1) Designs Roderick Bloem a, Barbara Jobstmann b, Nir Piterman c, Amir Pnueli, Yaniv Sa ar d a Graz University of Technology, Austria b CNRS/Verimag, France c Imperial College London,
More informationSynthesis weakness of standard approach. Rational Synthesis
1 Synthesis weakness of standard approach Rational Synthesis 3 Overview Introduction to formal verification Reactive systems Verification Synthesis Introduction to Formal Verification of Reactive Systems
More informationCompositional Synthesis of Reactive Controllers for Multi-Agent Systems
Compositional Synthesis of Reactive Controllers for Multi-Agent Systems Rajeev Alur, Salar Moarref, and Ufuk Topcu alur@seas.upenn.edu, moarref@seas.upenn.edu, utopcu@utexas.edu Abstract. In this paper
More informationHelsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66
Helsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66 Teknillisen korkeakoulun tietojenkäsittelyteorian laboratorion tutkimusraportti 66 Espoo 2000 HUT-TCS-A66
More informationReceding Horizon Temporal Logic Planning
1 Receding Horizon Temporal Logic Planning Tichaorn Wongpiromsarn, Ufu Topcu, and Richard M. Murray Abstract We present a methodology for automatic synthesis of embedded control software that incorporates
More informationIntegrating Induction and Deduction for Verification and Synthesis
Integrating Induction and Deduction for Verification and Synthesis Sanjit A. Seshia Associate Professor EECS Department UC Berkeley DATE 2013 Tutorial March 18, 2013 Bob s Vision: Exploit Synergies between
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationSynthesis of Switching Protocols from Temporal Logic Specifications
Submitted, 2012 American Control Conference (ACC) http://www.cds.caltech.edu/~murray/papers DRAFT 1 Synthesis of Switching Protocols from Temporal Logic Specifications Jun Liu, Necmiye Ozay, Ufuk Topcu,
More informationTimo Latvala. March 7, 2004
Reactive Systems: Safety, Liveness, and Fairness Timo Latvala March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness 14-1 Safety Safety properties are a very useful subclass of specifications.
More informationTHE objective of this paper is to synthesize switching. Synthesis of Reactive Switching Protocols from Temporal Logic Specifications
Synthesis of Reactive Switching Protocols from Temporal Logic Specifications Jun Liu, Member, IEEE, Necmiye Ozay, Member, IEEE, Ufuk Topcu, Member, IEEE, and Richard M Murray, Fellow, IEEE Abstract We
More informationSemi-Automatic Distributed Synthesis
Semi-Automatic Distributed Synthesis Bernd Finkbeiner and Sven Schewe Universität des Saarlandes, 66123 Saarbrücken, Germany {finkbeiner schewe}@cs.uni-sb.de Abstract. We propose a sound and complete compositional
More informationLogic Model Checking
Logic Model Checking Lecture Notes 10:18 Caltech 101b.2 January-March 2004 Course Text: The Spin Model Checker: Primer and Reference Manual Addison-Wesley 2003, ISBN 0-321-22862-6, 608 pgs. the assignment
More informationFailure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications
Failure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications Shengbing Jiang and Ratnesh Kumar Abstract The paper studies failure diagnosis of discrete event systems with
More informationThe algorithmic analysis of hybrid system
The algorithmic analysis of hybrid system Authors: R.Alur, C. Courcoubetis etc. Course teacher: Prof. Ugo Buy Xin Li, Huiyong Xiao Nov. 13, 2002 Summary What s a hybrid system? Definition of Hybrid Automaton
More informationAutomatic Synthesis of Distributed Protocols
Automatic Synthesis of Distributed Protocols Rajeev Alur Stavros Tripakis 1 Introduction Protocols for coordination among concurrent processes are an essential component of modern multiprocessor and distributed
More informationSynthesis of Provably Correct Controllers for Autonomous Vehicles in Urban Environments
2011 14th International IEEE Conference on Intelligent Transportation Systems Washington, DC, USA. October 57, 2011 Synthesis of Provably Correct Controllers for Autonomous Vehicles in Urban Environments
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationFrom Liveness to Promptness
From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every
More informationReceding Horizon Temporal Logic Planning for Dynamical Systems
Submitted, 2009 Conference on Decision and Control (CDC) http://www.cds.caltech.edu/~murray/papers/wtm09-cdc.html Receding Horizon Temporal Logic Planning for Dynamical Systems Tichaorn Wongpiromsarn,
More informationAbstractions and Decision Procedures for Effective Software Model Checking
Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationProbabilistic Model Checking and Strategy Synthesis for Robot Navigation
Probabilistic Model Checking and Strategy Synthesis for Robot Navigation Dave Parker University of Birmingham (joint work with Bruno Lacerda, Nick Hawes) AIMS CDT, Oxford, May 2015 Overview Probabilistic
More informationOnline Horizon Selection in Receding Horizon Temporal Logic Planning
Online Horizon Selection in Receding Horizon Temporal Logic Planning Vasumathi Raman 1 and Mattias Fält 2 and Tichakorn Wongpiromsarn 3 and Richard M. Murray 1 Abstract Temporal logics have proven effective
More informationAutomata, Logic and Games: Theory and Application
Automata, Logic and Games: Theory and Application 1. Büchi Automata and S1S Luke Ong University of Oxford TACL Summer School University of Salerno, 14-19 June 2015 Luke Ong Büchi Automata & S1S 14-19 June
More informationFinite-State Model Checking
EECS 219C: Computer-Aided Verification Intro. to Model Checking: Models and Properties Sanjit A. Seshia EECS, UC Berkeley Finite-State Model Checking G(p X q) Temporal logic q p FSM Model Checker Yes,
More informationSynthesis of Correct-by-Construction Behavior Trees
Submitted, 2017 IEEE/RSJ International Conference on Intelligent Robots Systems (IROS) http://www.cds.caltech.edu/~murray/preprints/cmo17-iros_s.pdf Synthesis of Correct-by-Construction Behavior Trees
More informationModel Checking: An Introduction
Model Checking: An Introduction Meeting 3, CSCI 5535, Spring 2013 Announcements Homework 0 ( Preliminaries ) out, due Friday Saturday This Week Dive into research motivating CSCI 5535 Next Week Begin foundations
More informationSynthesis of Reactive(1) Designs
Synthesis of Reactive(1) Designs Nir Piterman 1, Amir Pnueli 2, and Yaniv Sa ar 3 1 EPFL - I&C - MTC, 1015, Lausanne, Switzerland. firstname.lastname@epfl.ch 2 Department of Computer Science, Weizmann
More informationAutomata-based Verification - III
COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationOp#mal Control of Nonlinear Systems with Temporal Logic Specifica#ons
Op#mal Control of Nonlinear Systems with Temporal Logic Specifica#ons Eric M. Wolff 1 Ufuk Topcu 2 and Richard M. Murray 1 1 Caltech and 2 UPenn University of Michigan October 1, 2013 Autonomous Systems
More informationSynthesis of Asynchronous Systems
Synthesis of Asynchronous Systems Sven Schewe and Bernd Finkbeiner Universität des Saarlandes, 66123 Saarbrücken, Germany {schewe finkbeiner}@cs.uni-sb.de Abstract. This paper addresses the problem of
More informationSynthesis of Reactive Switching Protocols From Temporal Logic Specifications
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 58, NO. 7, JULY 2013 1771 Synthesis of Reactive Switching Protocols From Temporal Logic Specifications Jun Liu, Member, IEEE, Necmiye Ozay, Member, IEEE, Ufuk
More informationTopics in Formal Synthesis and Modeling
Topics in Formal Synthesis and Modeling by Uri Klein A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy Department of Computer Science Courant Institute
More informationFormal Verification Techniques. Riccardo Sisto, Politecnico di Torino
Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)
More informationSemantic Equivalences and the. Verification of Infinite-State Systems 1 c 2004 Richard Mayr
Semantic Equivalences and the Verification of Infinite-State Systems Richard Mayr Department of Computer Science Albert-Ludwigs-University Freiburg Germany Verification of Infinite-State Systems 1 c 2004
More informationarxiv: v1 [cs.lo] 6 Mar 2012
Control of Probabilistic Systems under Dynamic, Partially Known Environments with Temporal Logic Specifications Tichakorn Wongpiromsarn and Emilio Frazzoli arxiv:203.77v [cs.lo] 6 Mar 202 Abstract We consider
More informationDouble Header. Model Checking. Model Checking. Overarching Plan. Take-Home Message. Spoiler Space. Topic: (Generic) Model Checking
Double Header Model Checking #1 Two Lectures Model Checking SoftwareModel Checking SLAM and BLAST Flying Boxes It is traditional to describe this stuff (especially SLAM and BLAST) with high-gloss animation
More informationAutomata on Infinite words and LTL Model Checking
Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of
More informationAlan Bundy. Automated Reasoning LTL Model Checking
Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have
More informationCDS 270 (Fall 09) - Lecture Notes for Assignment 8.
CDS 270 (Fall 09) - Lecture Notes for Assignment 8. ecause this part of the course has no slides or textbook, we will provide lecture supplements that include, hopefully, enough discussion to complete
More informationBridging the Gap Between Fair Simulation and Trace Inclusion
Bridging the Gap Between Fair Simulation and Trace Inclusion Yonit Kesten a Nir Piterman b,,1 Amir Pnueli b a Department of Communication Systems Engineering, Ben Gurion University, Beer-Sheva, Israel.
More informationChapter 3 Deterministic planning
Chapter 3 Deterministic planning In this chapter we describe a number of algorithms for solving the historically most important and most basic type of planning problem. Two rather strong simplifying assumptions
More informationAlternating Time Temporal Logics*
Alternating Time Temporal Logics* Sophie Pinchinat Visiting Research Fellow at RSISE Marie Curie Outgoing International Fellowship * @article{alur2002, title={alternating-time Temporal Logic}, author={alur,
More informationPSL Model Checking and Run-time Verification via Testers
PSL Model Checking and Run-time Verification via Testers Formal Methods 2006 Aleksandr Zaks and Amir Pnueli New York University Introduction Motivation (Why PSL?) A new property specification language,
More informationTemporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.
EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016
More informationTheoretical Foundations of the UML
Theoretical Foundations of the UML Lecture 17+18: A Logic for MSCs Joost-Pieter Katoen Lehrstuhl für Informatik 2 Software Modeling and Verification Group moves.rwth-aachen.de/teaching/ws-1718/fuml/ 5.
More informationFormal Synthesis of Embedded Control Software: Application to Vehicle Management Systems
Formal Synthesis of Embedded Control Software: Application to Vehicle Management Systems T. Wongpiromsarn, U. Topcu, and R. M. Murray Control and Dynamical Systems, California Institute of Technology,
More informationDecision Procedures for CTL
Decision Procedures for CTL Oliver Friedmann and Markus Latte Dept. of Computer Science, University of Munich, Germany Abstract. We give an overview over three serious attempts to devise an effective decision
More informationValue Iteration. 1 Introduction. Krishnendu Chatterjee 1 and Thomas A. Henzinger 1,2
Value Iteration Krishnendu Chatterjee 1 and Thomas A. Henzinger 1,2 1 University of California, Berkeley 2 EPFL, Switzerland Abstract. We survey value iteration algorithms on graphs. Such algorithms can
More informationOptimal Control of Non-deterministic Systems for a Computationally Efficient Fragment of Temporal Logic
Submitted, 2013 Conference on Decison and Control (CDC) http://www.cds.caltech.edu/~murray/papers/wtm13-cdc.html Optimal Control of Non-deterministic Systems for a Computationally Efficient Fragment of
More informationLecture Notes on Emptiness Checking, LTL Büchi Automata
15-414: Bug Catching: Automated Program Verification Lecture Notes on Emptiness Checking, LTL Büchi Automata Matt Fredrikson André Platzer Carnegie Mellon University Lecture 18 1 Introduction We ve seen
More informationController Synthesis with UPPAAL-TIGA. Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin
Controller Synthesis with UPPAAL-TIGA Alexandre David Kim G. Larsen, Didier Lime, Franck Cassez, Jean-François Raskin Overview Timed Games. Algorithm (CONCUR 05). Strategies. Code generation. Architecture
More informationAutomata-based Verification - III
CS3172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20/22: email: howard.barringer@manchester.ac.uk March 2005 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationAutomata-Theoretic LTL Model-Checking
Automata-Theoretic LTL Model-Checking Arie Gurfinkel arie@cmu.edu SEI/CMU Automata-Theoretic LTL Model-Checking p.1 LTL - Linear Time Logic (Pn 77) Determines Patterns on Infinite Traces Atomic Propositions
More informationMultiagent Systems and Games
Multiagent Systems and Games Rodica Condurache Lecture 5 Lecture 5 Multiagent Systems and Games 1 / 31 Multiagent Systems Definition A Multiagent System is a tuple M = AP, Ag, (Act i ) i Ag, V, v 0, τ,
More informationGeneralized Parity Games
Generalized Parity Games Krishnendu Chatterjee 1, Thomas A. Henzinger 1,2, and Nir Piterman 2 1 University of California, Berkeley, USA 2 EPFL, Switzerland c krish@eecs.berkeley.edu, {tah,nir.piterman}@epfl.ch
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationAutomata and Reactive Systems
Automata and Reactive Systems Lecture WS 2002/2003 Prof. Dr. W. Thomas RWTH Aachen Preliminary version (Last change March 20, 2003) Translated and revised by S. N. Cho and S. Wöhrle German version by M.
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationGeneralized Parity Games
Generalized Parity Games Krishnendu Chatterjee Thomas A. Henzinger Nir Piterman Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-144
More informationLecture 6 Verification of Hybrid Systems
Lecture 6 Verification of Hybrid Systems Ufuk Topcu Nok Wongpiromsarn Richard M. Murray AFRL, 25 April 2012 Outline: A hybrid system model Finite-state abstractions and use of model checking Deductive
More informationEffective Synthesis of Asynchronous Systems from GR(1) Specifications
Effective Synthesis of Asynchronous Systems from GR(1) Specifications Courant Institute of Mathematical Sciences, NYU - Technical Report TR2011-944 (an extended version of a VMCAI 12 paper) Uri Klein 1,
More informationSwitching Protocol Synthesis for Temporal Logic Specifications
Switching Protocol Synthesis for Temporal Logic Specifications Jun Liu, Necmiye Ozay, Ufuk Topcu, and Richard M. Murray Abstract We consider the problem of synthesizing a robust switching controller for
More informationA Learning Based Approach to Control Synthesis of Markov Decision Processes for Linear Temporal Logic Specifications
A Learning Based Approach to Control Synthesis of Markov Decision Processes for Linear Temporal Logic Specifications Dorsa Sadigh, Eric S. Kim, Samuel Coogan, S. Shankar Sastry, Sanjit A. Seshia Abstract
More informationLTL Control in Uncertain Environments with Probabilistic Satisfaction Guarantees
LTL Control in Uncertain Environments with Probabilistic Satisfaction Guarantees Xu Chu (Dennis) Ding Stephen L. Smith Calin Belta Daniela Rus Department of Mechanical Engineering, Boston University, Boston,
More informationSynthesis of Reactive Control Protocols for Differentially Flat Systems
DRAFT 1 Synthesis of Reactive Control Protocols for Differentially Flat Systems Jun Liu, Ufuk Topcu, Necmiye Ozay, and Richard M. Murray Abstract We propose a procedure for the synthesis of control protocols
More informationAbstraction-based synthesis: Challenges and victories
Abstraction-based synthesis: Challenges and victories Majid Zamani Hybrid Control Systems Group Electrical Engineering Department Technische Universität München December 14, 2015 Majid Zamani (TU München)
More informationBridging the Gap between Reactive Synthesis and Supervisory Control
Bridging the Gap between Reactive Synthesis and Supervisory Control Stavros Tripakis University of California, Berkeley Joint work with Ruediger Ehlers (Berkeley, Cornell), Stéphane Lafortune (Michigan)
More informationIntroduction. Büchi Automata and Model Checking. Outline. Büchi Automata. The simplest computation model for infinite behaviors is the
Introduction Büchi Automata and Model Checking Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 The simplest computation model for finite behaviors is the finite
More informationarxiv: v2 [cs.lo] 3 Sep 2017
Safe Reinforcement Learning via Shielding Mohammed Alshiekh 1, Roderick Bloem 2, Rüdiger Ehlers 3, Bettina Könighofer 2, Scott Niekum 1, Ufuk Topcu 1 1 University of Texas at Austin, USA 2 IAIK, Graz University
More informationRobust Controller Synthesis in Timed Automata
Robust Controller Synthesis in Timed Automata Ocan Sankur LSV, ENS Cachan & CNRS Joint with Patricia Bouyer, Nicolas Markey, Pierre-Alain Reynier. Ocan Sankur (ENS Cachan) Robust Control in Timed Automata
More informationDistributed games with causal memory are decidable for series-parallel systems
Distributed games with causal memory are decidable for series-parallel systems Paul Gastin, enjamin Lerman, Marc Zeitoun Firstname.Name@liafa.jussieu.fr LIF, Université Paris 7, UMR CNRS 7089 FSTTCS, dec.
More informationRanked Predicate Abstraction for Branching Time. Complete, Incremental, and Precise
: Complete, Incremental, and Precise Harald Fecher 1 Michael Huth 2 1 Christian-Albrechts-University at Kiel, Germany 2 Imperial College London, United Kingdom Beijing, ATVA 2006 Main Issues Foundation
More informationSynthesis for Human-in-the-Loop Control Systems
Synthesis for Human-in-the-Loop Control Systems Wenchao Li 1, Dorsa Sadigh 2, S. Shankar Sastry 2, and Sanjit A. Seshia 2 1 SRI International, Menlo Park, USA li@csl.sri.com 2 University of California,
More informationTrading Infinite Memory for Uniform Randomness in Timed Games
Trading Infinite Memory for Uniform Randomness in Timed Games Krishnendu Chatterjee Thomas A. Henzinger Vinayak Prabhu Electrical Engineering and Computer Sciences University of California at Berkeley
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 91 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationCS357: CTL Model Checking (two lectures worth) David Dill
CS357: CTL Model Checking (two lectures worth) David Dill 1 CTL CTL = Computation Tree Logic It is a propositional temporal logic temporal logic extended to properties of events over time. CTL is a branching
More information