Synthesis of Two Level Circuits

Size: px
Start display at page:

Download "Synthesis of Two Level Circuits"

Transcription

1 Synthesis of Two Level Circuits Sungho Kang Yonsei University

2 Outline Design Otimality Sums of Products and Products of Sums Imlicants and Prime Imlicants Iterated Consensus Recursive Comutation of Prime Imlicants Selecting a Subset of Primes Unate Covering Problem Branch-and-Bound Algorithm Multile Outut Functions 2

3 Design Otimality Secifications Constraints Cost Function 3

4 Two Level Logic Imlementation in two levels Seed Simlicity The number of gates and the number of gate inuts are the measure of the cost of a two level imlementation 4

5 Sums of Products A letter is a constant or a variable A literal is a letter or its comlement A roduct term is a formula of one of the following forms a non-constant literal a conjunction of non-constant literals where no letter aears more than once A sum term is a formula of one of the following forms 0 a non-constant literal a disjunction of non-constant literals where no letter aears more than once 5

6 Sums of Products An SOP (sum of roducts) is a join of meets, henceforth called OR of ANDs: f=xy z+z y+wxyz Conjunctions (ANDs) of literals are functions. They are also called cubes, terms, and imlicants An SOP is otimum, if no other SOP reresenting the same function has fewer cubes or literals Disjunctive Normal Form(DNF) - SOP Conjunctive Normal Form(CNF) - POS 6

7 Imlicants with Don t Cares x y wyz Discriminant (ON-set) Discriminant don t care Discriminant 0 (OFF-set) f = xy z + x y + wxyz, d = w xyz Cubes x y and wyz are imlicants of f : ( c= x y = ) ( x = 0, y = ) f = = 7

8 Imlicants with Don t Cares xyz Discriminant (ON-set) Discriminant don t care Discriminant 0 (OFF-set) f = xy z + x y + wxyz, d = w xyz Cube c=xyz is an imlicant of f+d 8

9 K-mas and Boolean 4-cubes y z Note these minterms are Distance wxy z w x 0 0 wxyz B 4 = {0,} 4 Note: Each vertex is a minterm of F 4 ({0,}) f=wx(y z+yz )=wxy z+wxyz 9

10 Prime Imlicants An imlicant of f is a rime imlicant if and only if no other imlicant of f contains. If so, the cube formed from by deleting any literal of must intersect the OFF-set An otimal SOP can be formed from only rime imlicants. 0

11 Cube xy is a rime imlicant Cube xy is not an imlicant. It contains offset minterm wx y z, and similarly for cube y. x xy xz Cube xz is also a rime imlicant. wx y z Fmin = xz + xy

12 Prime Imlicants Can Be Redundant yz xy xz f = xy z + x y + wxyz, d = w xyz xz, xy yz are all rime imlicants yz is redundant 2

13 The Comlete Sum Another canonical reresentation of a function f is the sum of all its rime imlicants, called the comlete sum For f = ab + bc the comlete sum is f = ab +bc + ac. Note that the consensus term ac is also a rime imlicant of f The comlete sum is unique, but usually subotimal 3

14 The Comlete Sum The comlete sum is O(3 n /n), where n is the number of inut variables The minterm canonical form is only O(2 n ) Nevertheless the comlete sum is imortant because of the role it lays in logic minimization 4

15 Comlete Sum with Don t Cares yz xz xy f = xy z + x y + wxyz, d = w xyz F = CS( f + d) = x y + xz + yz CS(f+d) denotes the comlete sum of f+d 5

16 Comlete Sum: 4-Cube Vs. K-Ma yz xy xz = xy 2= xz 3= yz Note Cube (xy ) has x=0, and y= 6

17 Comlete Sum: 4-Cube Vs. K-Ma K-Ma 4-Cube 7

18 Essential Prime Imlicants Cube is an essential rime imlicant of f if it contains a minterm not contained by any other rime imlicant of f All essential rime imlicants are resent in every otimal SOP. 8

19 Quine s Prime Imlicant Theorem A minimal SOP must always consist of a sum of rime imlicants if any definition of cost is used in which the addition of a single literal to any formula increases the cost of the formula 9

20 Essential Prime Imlicants yz xy xz Only xz, xy are essential ( xz exclusively contains minterms wx yz and wxyz of f ) 20

21 Essential Prime Imlicants 2

22 Essential Primes: K-Ma The selected function/file is: a'bc'de'+a'b'c'de'f'+a'b'c'de'f+b'c'de'+acdf+ac'de+bcdf'+ab'cde'f' essential rimes = + 2 = a'c'de'+bcdf' 22

23 Tabular Method Exress the function in minterm canonical form Method Comare adjacent airs If only one letter is different, a new term is added where the letter is relaced by a don t care All terms that are used to form new terms are marked These are reeated until no more new terms are added All unmarked terms are rime imlicants 23

24 Iterated Consensus Xy+Xy = X : distance- merging A comlete sum as a SOP formula comosed of all the rime imlicants of the function it reresents A SOP formula is a comlete sum if and only if No term includes any other term The consensus of any two terms of the formula either does not exist or is contained in some term of the formula 24

25 Comuting the Prime Imlicants Theorem If F and F 2 are comlete sums, then ABS(F F 2 ) is the comlete sum for the function F F 2 The function ABS converts the roduct to a sum and removes cubes contained in other cubes ABS((wy+xy)(y+z)) = ABS(wy+wyz+xy+xyz) = wy+xy CS(f) = ABS([x +CS(f(0,x 2,,x n ))][x +CS(f(,x 2,,x n ))]) 25

26 Comuting the Comlete Sum Procedure CS(F){ ~ F = SIMPLIFY(F) ~ ~ if ( F is unate) return ABS( F) ~ x = SELECT(SUPPORT( F)) ~ CS = CS( F ) x ~ CS = CS( F ) 0 x return ABS((x + CS ) (x + CS } 0 )) Notation: Small cas =>rocedure call Bold uright => keywords 26

27 Data Trace for Proc. CS F(v,w,x,y,z) = v xyz+v w x+v x z +v wxz+w yz +vw z+vwx z F(0,w,x,y,z) = xyz+w x+x z +wxz+w yz F(0,w,x,y,0) = w x+x +w y F(0,0,x,y,0) = x+x +y= F(0,,x,y,0) = x CS(F(0,w,x,y,0)) = ABS((w+)(w +x )) = w +x F(0,w,x,y,) = xy+w x+wx F(0,w,0,y,) = 0 F(0,w,,y,) = y+w +w= CS(F(0,w,x,y,)) = ABS((x+0)(x +)) = x CS(F(0,w,x,y,z))=ABS((z+w +x )(z +x))=w x+w z +x z +xz F(,w,x,y,z) = w yz +w z+wx z F(,0,x,y,z) = yz +z = y+z F(,,x,y,z) = x z CS(F(,w,x,y,z)) = ABS((w+y+z)(w +x z)) = ABS(wx z+w y+x yz+w z+x z) = w y+w z+x z CS(F(v,w,x,y,z)) = ABS((v+w x+w z +x z +xz)(v +w y+w z+x z)) = vw y+vw z+vx z+v w x+w xy+w xz+v w z +w yz +v x z +v xz 27

28 ABS(F) Given an SOP F, ABS(F) is the SOP derived from F by deleting any cubes of F whose minterms are contained in those of another cube of F. C = abc, Lits( C) = { abc,, }, C2 = bc, Lits( C2) = { b, c } ( C C2) ( Lits( C2) Lits( C)) ( Minterms( C) Minterms( C2)) ABS( xx 3+ xxx 34+ x23 x + x234 xx ) = xx 3+ x23 x 28

29 Data Trace for Proc. CS ~ F = ~ SIMPLIFY( F) ~ 2 if( F is unate) return ABS( ~ F) 3 x= SELECT(SUPPORT( ~ F)) 4 CS= CS( F ~ x ) 5 CS0= CS( Fx ) 6 return ABS([ x + CS ] [ x+ CS 0]) F = xyz + w x + x z + wxz + w yz ~ CS- F = w x + x z + xz + w yz ~ CS-2 F is NOT unate Consensus term xz CS-3 select variable x ~ CS-4CS = CS( F = w + z + w yz x ) ~ CS - F = w + z Absorbed ~ CS -2 F is unate:return (w + z) ~ CS- 5CS CS( F = z + w yz 0= x ) ~ CS - F = z ~ CS -2 F is unate:return (z ) No single-cube CS-6 ABS([x + (w + z)][x + (z )]) containment CS-6 return (x z + w x + w z + zx) 29

30 Picking a Subset of the Primes F = yz + xy + yz + xyz + x z MCF( F) = xyz + xyz + xyz + xyz+ xyz CS( F) = x y+ x + z y + z yz FMin = 34( + 2) xyz xyz xyz xy z xyz

31 Picking a Subset of the Primes F = yz + xy + yz + xy z + x z MCF( F) = xyz + xyz + xyz + xyz + xyz + xyz CS( F) = x y+ x + z y + z yz+ xy + xz xyz xyz xyz xy z xy z xyz

32 The Trouble with Enumeration POS to SOP conversion, like many enumeration algorithms, is in class NP (u to 2 n minterms) Thus either it has no efficient (sub-exonential) imlementation, or a host of other exhaustively studied roblems, like the traveling salesman roblem, also have efficient solutions So if you find a linear or quadratic algorithm for any of these roblems, you ll be rich and famous 32

33 Picking a Subset of the Primes F = yz + xy + yz + xy z + x z MCF( F) = xyz + xyz + xyz + xyz + xyz + xyz CS( F) = x y+ x + z y + z yz+ xy + xz Cyclic! No essentials, all rimes redundant xyz xyz xyz xy z xy z xyz

34 Generalization Logic Minimization is just one of many imortant roblems that can be formulated as a matrix covering roblem Others include Technology Maing, FSM State Minimization with DCs, and many others from various fields So we study this roblem intensively 34

35 Unate SOPs An SOP in which each variable aears only as ositive literals or only as negative literals is called Unate Unate: wy+wyz+xy+xyz = wy+xy Non-Unate: xz+xy (Note ossible consensus) If F is a unate SOP, ABS(F) is the comlete sum of the function reresented by F, and all the rimes are essential 35

36 Unate SOPs A non-unate SOP binate The roblem that is obtained by relaxing the assumtion that the constraint equation is unate is called binate covering roblem 36

37 The Astronaut and the Cookies Otimal Nutrition: A good diet should contain adequate amounts of roteins (P), vitamins (V), fats (F), and cookies (C). An astronaut, who must travel light, can choose from five different rearations: Prearation (logic variable ) contains: V and P; Prearation 2 (logic variable 2 ) contains: V and F; Prearation 3 (logic variable 3 ) contains: P and F; Prearation 4 (logic variable 4 ) contains: V; Prearation 5 (logic variable 5 ) contains: C. Can the astronaut have a balanced diet with only two rearations? Proteins: ( + 3 ), Vitamins: ( ),.. 37

38 The Astronaut and the Cookies Brute Force Enumeration Aroach: Encode candidates with binary variables i (like rimes) Exress constraints in POS form (like minterm coverage) Convert POS to SOP (enumerate all ossibilities) Pick smallest cube (fewest literals) = (Proteins)( Vitamins)(Fats)(Cookies) =( + 3) ( )( 2 + 3)( 5) =( + 3( 2 + 4))( 2 + 3)( 5) =( )( 2 + 3)( 5) + 3( 2 + 4)( 5) = All ossible solutions! 38

39 Reductions: Essential Columns Variables with singleton constraints, like P 5 in the cookies covering roblem, are essential and are resent in every otimum solution If Row i of M contains a single nonzero in Col j, then add j to the artial solution and delete all rows of M with a nonzero in Col j Col j, lus the otimum solution to the reduced matrix, is an otimum solution of the original roblem 39

40 40 Essential Columns: Examle =( ( ) )( )( ) 0 0 R 0 R 0 0 R M R R 0 0 R R M = = S={ 5 } S 5, lus an otimum solution (say 2 ) to the reduced matrix, is an otimum solution of the original roblem

41 Reductions: Row Dominance Row i of M dominates Row k if every nonzero of Row k is matched by a nonzero of Row i in the same column, that is, Mkj = Mij =, j Any set of columns that covers Row k will also cover Row i Hence dominating rows may be deleted without affecting the size of the otimum solution Such deletion may lead to column dominance (later today) 4

42 Row Dominance: Examle M = 2 0 0, M = S = S Note: Row 4 dominates Row 42

43 Reductions: Column Dominance Col j of M dominates Col k if every nonzero of Col k is matched by a nonzero of Col j in the same row, that is Mik = Mij =, i Any set of columns that contains Col j will also cover all rows covered by Col k. Hence dominated columns may be deleted without affecting the size of the otimum solution Such deletion may lead to row dominance or even reveal new essential columns 43

44 Column Dominance: Examle M = 2 0 0, M = S = S Col dominates Cols 4 and 5 Row 4 co-dominates Row Note cyclic core 44

45 Matrix Reduction Procedure REDUCE( M ) EC = COLS_ OF_ SINGLETON_ ROWS( M ) 2 " delete cols in EC and rows with cols in EC" 3 " Add cols in EC to otimum solution" 4 " delete rows which dominate other rows" 5 " delete cols which are dominated by other cols" 6 if( M ) reeat - 6 Essential Column reduction Row Dominance reduction Column Dominance reduction Iterate: Result is unique Cyclic Core 45

46 ) )( ( ) )( )( ( : ) )( ( ) ( ) ))( )( ( ( ) )( )( )( ( : M M + + = + + = = = = Note: Col dominance kills alternative solutions M M = = , Note: Row dominance kills constraints Matrix Reduction

47 Exloring Search Sace When the constraint matrix cannot be further reduced If the matrix has no rows left, roblem solved Otherwise, cyclic To solve large enumeration roblems, use imlicit enumeration Branch and Bound 47

48 Lower Bounds M = Note rows,2,3 are column disjoint, that is, the nonzero column sets {,3},{2,4},{5,6} are airwise disjoint Thus at least 3 columns are required to cover the rows of M Thus if we somehow find a solution of size 3, we can take it and quit --- it is an otimum solution 48

49 Lower Bounds Row i of M is disjoint from Row k if no nonzero of Row i is matched by a nonzero of Row k in the same column, and conversely. That is, M = M = 0, M = M = 0, j ij kj kj ij m distinct columns are required to cover m air-wise disjoint rows Hence the cost of covering a matrix that contains m air-wise disjoint rows is at least m Lower bounds can rune vast regions of the search 49

50 Lower Bounds An indeendent set of rows is called maximal if it intersects every other row of the covering matrix Unless some of the decisions already made in building the set are reversed, the set cannot grow larger while retaining its indeendence 50

51 Quick Lower Bound Algorithm Procedure MIS_ QUICK( M ) MIS = 2 do { 3 i = 4 MIS = MIS {} i 5 M = 6 } while( M > 0 ) continue 7 return row set MIS CHOOSE_SHORTEST_ ROW ( M ) DELETE_ INTERSECTING_ ROWS ( M) This is a chea heuristic: Finding best lower bound can be harder than solving the original covering roblem 5

52 MIS_QUICK Examle Procedure MIS_ QUICK( M ) MIS = 2 do { 3 i = 4 MIS = MIS {} i 5 M = 6 } while( M > 0) continue 7 return row set MIS MIS = {} CHOOSE_SHORTEST_ ROW DELETE_ INTERSECTING_ ROWS ( M ) ( M) MIS = {,} 3 MIS = {, 35, } 52

53 Examle M 0000 w =2 w 2 =5 000 w 2 =3 w2 2 = w 3 =2 w 2 3 =6 000 w 4 =3 w 2 4 = w 5 =2 w 2 5 = w 6 =2 w 2 6 = w 7 =2 w 2 7 =6 MIS={} on the first ass MIS={,3} on the second ass 53

54 Examle For second heuristic, MIS={} on the first ass M 0000 w 3 =2 w2 3 = w 5 =2 w2 5 = w 6 =2 w2 6 =3 MIS={,5} on the second ass MIS={,5,6} on the third ass 54

55 Effective : Enumeration Accet the inevitability of exonential worst case erformance -- Imlicitly Enumerate the search sace Reduce the roblem into simlest equivalent roblem--at least one otimum solution remains Prune the search sace by comuting lower bounds 55

56 Branch and Bound Algorithm Procedure BCP( M, U, currentsol){ ( M, currentsol) = REDUCE( M, currentsol) if ( terminalcase( M)){ \\ M = 0 if ( COST( currentsol) < U){ U = COST( currentsol) return ( currentsol) } else return(" no (better) solution (in this subsace) ") } L = LOWER_ BOUND( M, currentsol) if ( L U) return(" no (better) solution (in this subsace) ") xi = CHOOSE_ VAR( M) \\ longest column S = BCP( M, U, currentsol { x }) xi if ( COST( S ) = L) return( S ) 0 S = BCP( M, U, currentsol) return } x i BEST_ SOLUTION 0 i ( S, S ) 56

57 Choice of Slitting Variable A column that covers many rows is tyically a better candidate than a column that covers few row A ossible refinement of this strategy consists of favoring columns that cover many rows This criterion is based on the assumtion that shorter rows have a lower chance of being covered 57

58 Solved Problem 4-4: Reduction Initial uer bound: U=5+= Cols 2,4 Dominate,3 Resectively Row 4 (Co-) dominates Row Cyclic Core Note: No essential columns 58

59 Solved Problem 4-4: Slitting Row counts MIS={}, U=6 L=0+ MIS =0+= (L U) (So recur) Column counts Slitting Variable Heuristic: Pick long columns which cover many short rows 59

60 Solved Problem 4: Binary Recursion = currentsol={2} EC={4} U=+= = currentsol={} EC={4,5} U=0+2=2 60

61 Examle Showing Lower Bounding Initial uer bound: U=6+= Cyclic Core: no essential columns, Row dominance, or Column dominance Row Intersects rows 2-4 MIS={}, L=0+= Slit on Column 6

62 Examle Showing Lower Bounding Recursive Call for = = currentsol={ }, EC={ 2 }, U=+= {P, P 2 } is a best solution which includes P (THE?) 62

63 Examle Showing Lower Bounding Recursive Call for =0 = 0 EC={}, MIS={,2}, L=0+2=2 U Cyclic core 63

64 3x Examle M x Killed by row MIS={,3,5,7}, L=0+4=4 Ignore Heuristic of icking longest column! Pick Col M 0 Dro Col M Dro Col, and Rows,4,2 64

65 3x Examle x x M ded x cyclic Cols 2,4 are dominated, so Col 3 becomes essential MIS={7,9}, L=2+2 = 4 Pick longest column, Col 5 M 2 00 Dro Col 5 M 2 0 Dro Col 5, and Rows 5,9-3 65

66 Examle M ddd U=5 Cyclic (takes 2 Cols), Cost = 3+2=5=U, 3, 5 6, 7 L=4 7 6 L=4 3 U= ( M, currentsol) = REDUCE( M, currentsol) if ( terminalcase( M)) { if ( COST( currentsol) < U) { U = COST( currentsol) return ( currentsol) } else return(" no (better) solution") } L = LOWER_ BOUND ( M, currentsol) if ( L U) return(" no (better) solution") xi = CHOOSE_ VAR( M) S = BCP( Mx, U, currentsol { xi}) 544 i if ( COST( S ) = L) return( S ) no 0 S = BCP( Mx, U, currentsol) i 0 return BEST_ SOLUTION ( S, S ) 66

67 Examle L=4 L=4 3 U=5 M U= MIS={5,0,}, L=2+3=5 xi ( M, currentsol) = REDUCE( M, currentsol) if ( terminalcase( M)) { if ( COST( currentsol) < U) { U = COST( currentsol) return ( currentsol) } else return(" no (better) solution") } L = LOWER_ BOUND ( M, currentsol) if ( L U) return(" no (better) solution") xi = CHOOSE_ VAR( M) S = BCP( M, U, currentsol { x }) if ( COST( S ) = L) return( S ) 0 S BCP( M, U, currentsol) = x return i BEST_ SOLUTION 0 i ( S, S ) 67

68 Examle x x x M 0 0 x x x x d EdE E L=4 U= d L= MIS={5,7}, L=2+3 = 5 5, 7 2, 4, 6 7 L=U=5 U=5 L=U=5 68

69 Examle Summary L=4 U=5 7 L= L=U=5 U=5 L=U=5 5 Recursive Calls 5 Reductions 5 Lower Bounds 3 Slitting Choices 69

70 Examle M Columns 2, 4, are essential After the rows they cover are eliminated, Column 0 is dominated by 5 Also row 3 is dominated by For the artial solution 2=4==, the reduced matrix has MIS={,4}, so the lower bound is 3+ MIS =3+2=5 70

71 Examle If we slit on 5, for 5=, 7 becomes essential So we can get a cost of 5, with a solution =4==5=7= =8=9=0 7= For 5=0, 5 and 8 become essential, leading to the solution =4==6=8= =9=0 6=8= 7

72 Minimizing Weighted Cost To make cost sensitive to transistor count, set the the weight of a rime imlicant to its literal count COST(x y)=2, COST(uvwx yz )=6 Thus a dominated column is only removed if the dominating column has lower (or the same) cost The rest of BCP is unaffected 72

Logic Synthesis and Verification

Logic Synthesis and Verification Logic Synthesis and Verification Jie-Hong Roland Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 24 Two-Level Logic Minimization (/2) Reading: Logic Synthesis in a Nutshell

More information

Synthesis of 2-level Logic Exact and Heuristic Methods. Two Approaches

Synthesis of 2-level Logic Exact and Heuristic Methods. Two Approaches Synthesis of 2-level Logic Exact and Heuristic Methods Lecture 7: Branch & Bound Exact Two Approaches Find all primes Find a complete sum Find a minimum cover (covering problem) Heuristic Take an initial

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev E&CE 223 Digital Circuits & Systems Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean Algebra & Logic Gates Major topics Boolean algebra NAND & NOR gates Boolean

More information

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates Digital Circuits & Systems Lecture Transparencies (Boolean lgebra & Logic Gates) M. Sachdev 4 of 92 Section 2: Boolean lgebra & Logic Gates Major topics Boolean algebra NND & NOR gates Boolean algebra

More information

UNIT 5 KARNAUGH MAPS Spring 2011

UNIT 5 KARNAUGH MAPS Spring 2011 UNIT 5 KRNUGH MPS Spring 2 Karnaugh Maps 2 Contents Minimum forms of switching functions Two- and three-variable Four-variable Determination of minimum expressions using essential prime implicants Five-variable

More information

Heuristic Minimization of Two Level Circuits

Heuristic Minimization of Two Level Circuits Heuristic Minimization of Two Level Circuits Sungho Kang Yonsei University Outline Local Search Checking for Equivalence and Tautology Choosing the Right Direction Identifying Essential Implicants 2 Local

More information

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University

Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Lecture 6: Gate Level Minimization Syed M. Mahmud, Ph.D ECE Department Wayne State University Original Source: Aby K George, ECE Department, Wayne State University Contents The Map method Two variable

More information

Fundamental Algorithms for System Modeling, Analysis, and Optimization

Fundamental Algorithms for System Modeling, Analysis, and Optimization Fundamental Algorithms for System Modeling, Analysis, and Optimization Edward A. Lee, Jaijeet Roychowdhury, Sanjit A. Seshia UC Berkeley EECS 244 Fall 2016 Lecturer: Yu-Yun Dai Copyright 2010-date, E.

More information

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions EE210: Switching Systems Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions Prof. YingLi Tian Feb. 15, 2018 Department of Electrical Engineering The City College of New York The

More information

Logic Synthesis and Verification. Two-Level Logic Minimization (1/2) Quine-McCluskey Procedure. Complexity

Logic Synthesis and Verification. Two-Level Logic Minimization (1/2) Quine-McCluskey Procedure. Complexity Logic Synthesis an Verification Two-Level Logic Minimization (/2) Jie-Hong Rolan Jiang 江介宏 Department of Electrical Engineering National Taiwan University Fall 24 Reaing: Logic Synthesis in a Nutshell

More information

1. Expand each of the following functions into a canonical sum-of-products expression.

1. Expand each of the following functions into a canonical sum-of-products expression. CHAPTER 4 PROLEMS 1. Expand each of the following functions into a canonical sum-of-products expression. (a) F(x, y, z) = xy + y z + x (b) F(w, x, y, z) = x y + wxy + w yz (c) F(A,,C,D) = AC + CD + C D

More information

CS/EE 181a 2010/11 Lecture 4

CS/EE 181a 2010/11 Lecture 4 CS/EE 181a 21/11 Lecture 4 General topic of today s lecture: Logic Optimization Karnaugh maps. Quine-McCluskey tabulation method (not in detail). Non series-parallel networks (some care is required). Reference

More information

Boolean Algebra. Sungho Kang. Yonsei University

Boolean Algebra. Sungho Kang. Yonsei University Boolean Algebra Sungho Kang Yonsei University Outline Set, Relations, and Functions Partial Orders Boolean Functions Don t Care Conditions Incomplete Specifications 2 Set Notation $09,3/#0,9 438 v V Element

More information

ELC224C. Karnaugh Maps

ELC224C. Karnaugh Maps KARNAUGH MAPS Function Simplification Algebraic Simplification Half Adder Introduction to K-maps How to use K-maps Converting to Minterms Form Prime Implicants and Essential Prime Implicants Example on

More information

Signals and Systems Digital Logic System

Signals and Systems Digital Logic System Signals and Systems Digital Logic System Prof. Wonhee Kim Chapter 2 Design Process for Combinational Systems Step 1: Represent each of the inputs and outputs in binary Step 1.5: If necessary, break the

More information

Unit 2 Session - 6 Combinational Logic Circuits

Unit 2 Session - 6 Combinational Logic Circuits Objectives Unit 2 Session - 6 Combinational Logic Circuits Draw 3- variable and 4- variable Karnaugh maps and use them to simplify Boolean expressions Understand don t Care Conditions Use the Product-of-Sums

More information

Combinational Logic Design Principles

Combinational Logic Design Principles Combinational Logic Design Principles Switching algebra Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Switching algebra Axioms of switching algebra Theorems

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. Overview Part 1 Gate

More information

Optimizations and Tradeoffs. Combinational Logic Optimization

Optimizations and Tradeoffs. Combinational Logic Optimization Optimizations and Tradeoffs Combinational Logic Optimization Optimization & Tradeoffs Up to this point, we haven t really considered how to optimize our designs. Optimization is the process of transforming

More information

Week-I. Combinational Logic & Circuits

Week-I. Combinational Logic & Circuits Week-I Combinational Logic & Circuits Overview Binary logic operations and gates Switching algebra Algebraic Minimization Standard forms Karnaugh Map Minimization Other logic operators IC families and

More information

Standard Expression Forms

Standard Expression Forms ThisLecture will cover the following points: Canonical and Standard Forms MinTerms and MaxTerms Digital Logic Families 24 March 2010 Standard Expression Forms Two standard (canonical) expression forms

More information

Combinational Logic Fundamentals

Combinational Logic Fundamentals Topic 3: Combinational Logic Fundamentals In this note we will study combinational logic, which is the part of digital logic that uses Boolean algebra. All the concepts presented in combinational logic

More information

Chapter 2 : Boolean Algebra and Logic Gates

Chapter 2 : Boolean Algebra and Logic Gates Chapter 2 : Boolean Algebra and Logic Gates By Electrical Engineering Department College of Engineering King Saud University 1431-1432 2.1. Basic Definitions 2.2. Basic Theorems and Properties of Boolean

More information

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps

Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps Introduction to Digital Logic Missouri S&T University CPE 2210 Karnaugh Maps Egemen K. Çetinkaya Egemen K. Çetinkaya Department of Electrical & Computer Engineering Missouri University of Science and Technology

More information

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways:

Functions. Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways: Boolean Algebra (1) Functions Computers take inputs and produce outputs, just like functions in math! Mathematical functions can be expressed in two ways: An expression is finite but not unique f(x,y)

More information

Midterm1 Review. Jan 24 Armita

Midterm1 Review. Jan 24 Armita Midterm1 Review Jan 24 Armita Outline Boolean Algebra Axioms closure, Identity elements, complements, commutativity, distributivity theorems Associativity, Duality, De Morgan, Consensus theorem Shannon

More information

MC9211 Computer Organization

MC9211 Computer Organization MC92 Computer Organization Unit : Digital Fundamentals Lesson2 : Boolean Algebra and Simplification (KSB) (MCA) (29-2/ODD) (29 - / A&B) Coverage Lesson2 Introduces the basic postulates of Boolean Algebra

More information

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT): ENGI 386 Digital Logic II. COMBINATIONAL LOGIC DESIGN Combinational Logic output of digital system is only dependent on current inputs (i.e., no memory) (a) Boolean Algebra - developed by George Boole

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 2 Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal

More information

Approximating min-max k-clustering

Approximating min-max k-clustering Aroximating min-max k-clustering Asaf Levin July 24, 2007 Abstract We consider the roblems of set artitioning into k clusters with minimum total cost and minimum of the maximum cost of a cluster. The cost

More information

Proof Nets and Boolean Circuits

Proof Nets and Boolean Circuits Proof Nets and Boolean Circuits Kazushige Terui terui@nii.ac.j National Institute of Informatics, Tokyo 14/07/04, Turku.1/44 Motivation (1) Proofs-as-Programs (Curry-Howard) corresondence: Proofs = Programs

More information

Computer arithmetic. Intensive Computation. Annalisa Massini 2017/2018

Computer arithmetic. Intensive Computation. Annalisa Massini 2017/2018 Comuter arithmetic Intensive Comutation Annalisa Massini 7/8 Intensive Comutation - 7/8 References Comuter Architecture - A Quantitative Aroach Hennessy Patterson Aendix J Intensive Comutation - 7/8 3

More information

Outline. EECS150 - Digital Design Lecture 26 Error Correction Codes, Linear Feedback Shift Registers (LFSRs) Simple Error Detection Coding

Outline. EECS150 - Digital Design Lecture 26 Error Correction Codes, Linear Feedback Shift Registers (LFSRs) Simple Error Detection Coding Outline EECS150 - Digital Design Lecture 26 Error Correction Codes, Linear Feedback Shift Registers (LFSRs) Error detection using arity Hamming code for error detection/correction Linear Feedback Shift

More information

Karnaugh Maps Objectives

Karnaugh Maps Objectives Karnaugh Maps Objectives For Karnaugh Maps of up to 5 variables Plot a function from algebraic, minterm or maxterm form Obtain minimum Sum of Products and Product of Sums Understand the relationship between

More information

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents B-1 Principles of Computer Architecture Miles Murdocca and Vincent Heuring Appendix B: Reduction of Digital Logic B-2 Chapter Contents B.1 Reduction of Combinational Logic and Sequential Logic B.2 Reduction

More information

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps EE210: Switching Systems Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps Prof. YingLi Tian Feb. 21/26, 2019 Department of Electrical Engineering The City College of New York

More information

Chapter 4 Optimized Implementation of Logic Functions

Chapter 4 Optimized Implementation of Logic Functions Chapter 4 Optimized Implementation of Logic Functions Logic Minimization Karnaugh Maps Systematic Approach for Logic Minimization Minimization of Incompletely Specified Functions Tabular Method for Minimization

More information

Logic Minimization. Two-Level. University of California. Prof. Srinivas Devadas. Prof. Richard Newton Prof. Sanjit Seshia. Prof.

Logic Minimization. Two-Level. University of California. Prof. Srinivas Devadas. Prof. Richard Newton Prof. Sanjit Seshia. Prof. Two-Level Logic Minimization Prof. Srinivas Devadas MIT Prof. Kurt Keutzer Prof. Richard Newton Prof. Sanjit Seshia University of California Berkeley, CA 1 Topics Motivation Boolean functions & notation

More information

ESE535: Electronic Design Automation. Today. Problem. EDA Use PLA. Programmable Array Logic (PLAs) Two-Level Logic Optimization

ESE535: Electronic Design Automation. Today. Problem. EDA Use PLA. Programmable Array Logic (PLAs) Two-Level Logic Optimization ESE535: Electronic Design Automation Today Day 4: February 25, 2009 Two-Level Logic-Synthesis Two-Level Logic Optimization Problem Definitions Basic Algorithm: Quine-McClusky Improvements 1 2 Problem EDA

More information

Contents. Chapter 3 Combinational Circuits Page 1 of 36

Contents. Chapter 3 Combinational Circuits Page 1 of 36 Chapter 3 Combinational Circuits Page of 36 Contents Combinational Circuits...2 3. Analysis of Combinational Circuits...3 3.. Using a Truth Table...3 3..2 Using a Boolean Function...6 3.2 Synthesis of

More information

Number System conversions

Number System conversions Number System conversions Number Systems The system used to count discrete units is called number system. There are four systems of arithmetic which are often used in digital electronics. Decimal Number

More information

Chapter 2 Combinational Logic Circuits

Chapter 2 Combinational Logic Circuits Logic and Computer Design Fundamentals Chapter 2 Combinational Logic Circuits Part 1 Gate Circuits and Boolean Equations Charles Kime & Thomas Kaminski 2008 Pearson Education, Inc. (Hyperlinks are active

More information

Digital Circuit And Logic Design I. Lecture 3

Digital Circuit And Logic Design I. Lecture 3 Digital Circuit And Logic Design I Lecture 3 Outline Combinational Logic Design Principles (). Introduction 2. Switching algebra 3. Combinational-circuit analysis 4. Combinational-circuit synthesis Panupong

More information

Topic: Lower Bounds on Randomized Algorithms Date: September 22, 2004 Scribe: Srinath Sridhar

Topic: Lower Bounds on Randomized Algorithms Date: September 22, 2004 Scribe: Srinath Sridhar 15-859(M): Randomized Algorithms Lecturer: Anuam Guta Toic: Lower Bounds on Randomized Algorithms Date: Setember 22, 2004 Scribe: Srinath Sridhar 4.1 Introduction In this lecture, we will first consider

More information

Digital Circuit And Logic Design I. Lecture 4

Digital Circuit And Logic Design I. Lecture 4 Digital Circuit And Logic Design I Lecture 4 Outline Combinational Logic Design Principles (2) 1. Combinational-circuit minimization 2. Karnaugh maps 3. Quine-McCluskey procedure Panupong Sornkhom, 2005/2

More information

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.

More information

CHAPTER III BOOLEAN ALGEBRA

CHAPTER III BOOLEAN ALGEBRA CHAPTER III- CHAPTER III CHAPTER III R.M. Dansereau; v.. CHAPTER III-2 BOOLEAN VALUES INTRODUCTION BOOLEAN VALUES Boolean algebra is a form of algebra that deals with single digit binary values and variables.

More information

Digital Logic Design. Combinational Logic

Digital Logic Design. Combinational Logic Digital Logic Design Combinational Logic Minterms A product term is a term where literals are ANDed. Example: x y, xz, xyz, A minterm is a product term in which all variables appear exactly once, in normal

More information

18.312: Algebraic Combinatorics Lionel Levine. Lecture 12

18.312: Algebraic Combinatorics Lionel Levine. Lecture 12 8.3: Algebraic Combinatorics Lionel Levine Lecture date: March 7, Lecture Notes by: Lou Odette This lecture: A continuation of the last lecture: comutation of µ Πn, the Möbius function over the incidence

More information

Logic Design I (17.341) Fall Lecture Outline

Logic Design I (17.341) Fall Lecture Outline Logic Design I (17.341) Fall 2011 Lecture Outline Class # 06 October 24, 2011 Dohn Bowden 1 Today s Lecture Administrative Main Logic Topic Homework 2 Course Admin 3 Administrative Admin for tonight Syllabus

More information

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms

Review. EECS Components and Design Techniques for Digital Systems. Lec 06 Minimizing Boolean Logic 9/ Review: Canonical Forms Review EECS 150 - Components and Design Techniques for Digital Systems Lec 06 Minimizing Boolean Logic 9/16-04 David Culler Electrical Engineering and Computer Sciences University of California, Berkeley

More information

Lecture 7: Karnaugh Map, Don t Cares

Lecture 7: Karnaugh Map, Don t Cares EE210: Switching Systems Lecture 7: Karnaugh Map, Don t Cares Prof. YingLi Tian Feb. 28, 2019 Department of Electrical Engineering The City College of New York The City University of New York (CUNY) 1

More information

GOOD MODELS FOR CUBIC SURFACES. 1. Introduction

GOOD MODELS FOR CUBIC SURFACES. 1. Introduction GOOD MODELS FOR CUBIC SURFACES ANDREAS-STEPHAN ELSENHANS Abstract. This article describes an algorithm for finding a model of a hyersurface with small coefficients. It is shown that the aroach works in

More information

Logic Gate Level. Part 2

Logic Gate Level. Part 2 Logic Gate Level Part 2 Constructing Boolean expression from First method: write nonparenthesized OR of ANDs Each AND is a 1 in the result column of the truth table Works best for table with relatively

More information

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE

Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE Boolean Algebra and Logic Design (Class 2.2 1/24/2013) CSE 2441 Introduction to Digital Logic Spring 2013 Instructor Bill Carroll, Professor of CSE Today s Topics Boolean algebra applications in logic

More information

CS/EE 181a 2008/09 Lecture 4

CS/EE 181a 2008/09 Lecture 4 CS/EE 181a 28/9 Lecture 4 General topic of today s lecture: Logic Optimization Karnaugh maps. Quine-McCluskey tabulation method (not in detail). Non series-parallel networks (some care is required). Reference

More information

Chapter-2 BOOLEAN ALGEBRA

Chapter-2 BOOLEAN ALGEBRA Chapter-2 BOOLEAN ALGEBRA Introduction: An algebra that deals with binary number system is called Boolean Algebra. It is very power in designing logic circuits used by the processor of computer system.

More information

Chapter 2: Switching Algebra and Logic Circuits

Chapter 2: Switching Algebra and Logic Circuits Chapter 2: Switching Algebra and Logic Circuits Formal Foundation of Digital Design In 1854 George Boole published An investigation into the Laws of Thoughts Algebraic system with two values 0 and 1 Used

More information

Spiral 1 / Unit 5. Karnaugh Maps

Spiral 1 / Unit 5. Karnaugh Maps -. Spiral / Unit Karnaugh Maps -. Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput, and at least technique to improve

More information

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Boolean Algebra and Logic Gates Ch1: Digital Systems and Binary Numbers Ch2: Ch3: Gate-Level Minimization Ch4: Combinational Logic Ch5: Synchronous Sequential Logic Ch6: Registers and Counters Switching Theory & Logic Design Prof. Adnan

More information

The Hasse Minkowski Theorem Lee Dicker University of Minnesota, REU Summer 2001

The Hasse Minkowski Theorem Lee Dicker University of Minnesota, REU Summer 2001 The Hasse Minkowski Theorem Lee Dicker University of Minnesota, REU Summer 2001 The Hasse-Minkowski Theorem rovides a characterization of the rational quadratic forms. What follows is a roof of the Hasse-Minkowski

More information

4. Score normalization technical details We now discuss the technical details of the score normalization method.

4. Score normalization technical details We now discuss the technical details of the score normalization method. SMT SCORING SYSTEM This document describes the scoring system for the Stanford Math Tournament We begin by giving an overview of the changes to scoring and a non-technical descrition of the scoring rules

More information

DIGITAL ELECTRONICS & it0203 Semester 3

DIGITAL ELECTRONICS & it0203 Semester 3 DIGITAL ELECTRONICS & it0203 Semester 3 P.Rajasekar & C.M.T.Karthigeyan Asst.Professor SRM University, Kattankulathur School of Computing, Department of IT 8/22/2011 1 Disclaimer The contents of the slides

More information

CHAPTER1: Digital Logic Circuits Combination Circuits

CHAPTER1: Digital Logic Circuits Combination Circuits CS224: Computer Organization S.KHABET CHAPTER1: Digital Logic Circuits Combination Circuits 1 PRIMITIVE LOGIC GATES Each of our basic operations can be implemented in hardware using a primitive logic gate.

More information

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps -. -. Spiral / Unit Mark Redekopp Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput, and at least technique to improve

More information

CHAPTER * 2-2.* Pearson Education Limited Problem Solutions, Global Edition Chapter 2. Verification of DeMorgan s Theorem

CHAPTER * 2-2.* Pearson Education Limited Problem Solutions, Global Edition Chapter 2. Verification of DeMorgan s Theorem HPTER 2 2-.* a) XYZ = X + Y + Z Verification of DeMorgan s Theorem Pearson Education Limited 206. X Y Z XYZ XYZ X + Y + Z 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 b) X + YZ = ( X + Y) ( X + Z) The Second

More information

Chap 2. Combinational Logic Circuits

Chap 2. Combinational Logic Circuits Overview 2 Chap 2. Combinational Logic Circuits Spring 24 Part Gate Circuits and Boolean Equations Binary Logic and Gates Boolean Algebra Standard Forms Part 2 Circuit Optimization Two-Level Optimization

More information

WEEK 3.1 MORE ON KARNAUGH MAPS

WEEK 3.1 MORE ON KARNAUGH MAPS WEEK 3. MORE ON KARNAUGH MAPS Don t Cares Sometimes, we might have inputs and it doesn t matter what the output is; i.e., we don t care what the output is. These situations are called don t cares. Rather

More information

Quine-McCluskey (Tabular) Minimization

Quine-McCluskey (Tabular) Minimization Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI set (cover tables) All work is done in tabular form

More information

Distributed Rule-Based Inference in the Presence of Redundant Information

Distributed Rule-Based Inference in the Presence of Redundant Information istribution Statement : roved for ublic release; distribution is unlimited. istributed Rule-ased Inference in the Presence of Redundant Information June 8, 004 William J. Farrell III Lockheed Martin dvanced

More information

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman CS 121 Digital Logic Design Chapter 2 Teacher Assistant Hanin Abdulrahman 1 2 Outline 2.2 Basic Definitions 2.3 Axiomatic Definition of Boolean Algebra. 2.4 Basic Theorems and Properties 2.5 Boolean Functions

More information

9.1. Unit 9. Implementing Combinational Functions with Karnaugh Maps or Memories

9.1. Unit 9. Implementing Combinational Functions with Karnaugh Maps or Memories . Unit Implementing Combinational Functions with Karnaugh Maps or Memories . Outcomes I can use Karnaugh maps to synthesize combinational functions with several outputs I can determine the appropriate

More information

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps

Outcomes. Spiral 1 / Unit 5. Logic Function Synthesis KARNAUGH MAPS. Karnaugh Maps -. -. Spiral / Unit Mark Redekopp Outcomes I know the difference between combinational and sequential logic and can name examples of each. I understand latency, throughput, and at least technique to improve

More information

ECE 238L Boolean Algebra - Part I

ECE 238L Boolean Algebra - Part I ECE 238L Boolean Algebra - Part I August 29, 2008 Typeset by FoilTEX Understand basic Boolean Algebra Boolean Algebra Objectives Relate Boolean Algebra to Logic Networks Prove Laws using Truth Tables Understand

More information

Answers to Problems. For Fundamentals of Logic Design second edition (corrected version)

Answers to Problems. For Fundamentals of Logic Design second edition (corrected version) Answers to Problems For Fundamentals of Logic Design second edition (corrected version) 3 Answers to hapter Problems. (a) 5.875 (b) 38.5 (c) 53.5 (d) 574.75 (e) 4.4535 (f) 474.5. (a) = 33 9 (b) = A 6 (c)

More information

Gate-Level Minimization

Gate-Level Minimization Gate-Level Minimization Dr. Bassem A. Abdullah Computer and Systems Department Lectures Prepared by Dr.Mona Safar, Edited and Lectured by Dr.Bassem A. Abdullah Outline 1. The Map Method 2. Four-variable

More information

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive March 30, 2010 John Wawrzynek Spring 2010 EECS150 - Lec19-cl1 Page 1 Boolean Algebra I (Representations of Combinational

More information

ENG2410 Digital Design Combinational Logic Circuits

ENG2410 Digital Design Combinational Logic Circuits ENG240 Digital Design Combinational Logic Circuits Fall 207 S. Areibi School of Engineering University of Guelph Binary variables Binary Logic Can be 0 or (T or F, low or high) Variables named with single

More information

Binary Logic and Gates

Binary Logic and Gates 1 COE 202- Digital Logic Binary Logic and Gates Dr. Abdulaziz Y. Barnawi COE Department KFUPM 2 Outline Introduction Boolean Algebra Elements of Boolean Algebra (Binary Logic) Logic Operations & Logic

More information

UNIT 3 BOOLEAN ALGEBRA (CONT D)

UNIT 3 BOOLEAN ALGEBRA (CONT D) UNIT 3 BOOLEAN ALGEBRA (CONT D) Spring 2011 Boolean Algebra (cont d) 2 Contents Multiplying out and factoring expressions Exclusive-OR and Exclusive-NOR operations The consensus theorem Summary of algebraic

More information

Model checking, verification of CTL. One must verify or expel... doubts, and convert them into the certainty of YES [Thomas Carlyle]

Model checking, verification of CTL. One must verify or expel... doubts, and convert them into the certainty of YES [Thomas Carlyle] Chater 5 Model checking, verification of CTL One must verify or exel... doubts, and convert them into the certainty of YES or NO. [Thomas Carlyle] 5. The verification setting Page 66 We introduce linear

More information

Unit 6. Quine-McClusky Method. Unit 6 1

Unit 6. Quine-McClusky Method. Unit 6 1 Unit 6 Quine-McClusky Method Unit 6 1 Outline Determination of prime implicants The prime implicant chart Petrick s method Simplification of incompletely specified functions Unit 6 2 Overview (1/2) A systematic

More information

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering Boolean Algebra Boolean Algebra A Boolean algebra is defined with: A set of

More information

Solution sheet ξi ξ < ξ i+1 0 otherwise ξ ξ i N i,p 1 (ξ) + where 0 0

Solution sheet ξi ξ < ξ i+1 0 otherwise ξ ξ i N i,p 1 (ξ) + where 0 0 Advanced Finite Elements MA5337 - WS7/8 Solution sheet This exercise sheets deals with B-slines and NURBS, which are the basis of isogeometric analysis as they will later relace the olynomial ansatz-functions

More information

BOOLEAN ALGEBRA TRUTH TABLE

BOOLEAN ALGEBRA TRUTH TABLE BOOLEAN ALGEBRA TRUTH TABLE Truth table is a table which represents all the possible values of logical variables / statements along with all the possible results of the given combinations of values. Eg:

More information

Digital Logic Design. Malik Najmus Siraj

Digital Logic Design. Malik Najmus Siraj Digital Logic Design Malik Najmus Siraj siraj@case.edu.pkedu LECTURE 4 Today s Agenda Recap 2 s complement Binary Logic Boolean algebra Recap Computer Arithmetic Signed numbers Radix and diminished radix

More information

For q 0; 1; : : : ; `? 1, we have m 0; 1; : : : ; q? 1. The set fh j(x) : j 0; 1; ; : : : ; `? 1g forms a basis for the tness functions dened on the i

For q 0; 1; : : : ; `? 1, we have m 0; 1; : : : ; q? 1. The set fh j(x) : j 0; 1; ; : : : ; `? 1g forms a basis for the tness functions dened on the i Comuting with Haar Functions Sami Khuri Deartment of Mathematics and Comuter Science San Jose State University One Washington Square San Jose, CA 9519-0103, USA khuri@juiter.sjsu.edu Fax: (40)94-500 Keywords:

More information

Solved Problems. (a) (b) (c) Figure P4.1 Simple Classification Problems First we draw a line between each set of dark and light data points.

Solved Problems. (a) (b) (c) Figure P4.1 Simple Classification Problems First we draw a line between each set of dark and light data points. Solved Problems Solved Problems P Solve the three simle classification roblems shown in Figure P by drawing a decision boundary Find weight and bias values that result in single-neuron ercetrons with the

More information

Cryptography. Lecture 8. Arpita Patra

Cryptography. Lecture 8. Arpita Patra Crytograhy Lecture 8 Arita Patra Quick Recall and Today s Roadma >> Hash Functions- stands in between ublic and rivate key world >> Key Agreement >> Assumtions in Finite Cyclic grous - DL, CDH, DDH Grous

More information

7.1. Unit 7. Minterm and Canonical Sums 2- and 3-Variable Boolean Algebra Theorems DeMorgan's Theorem Simplification using Boolean Algebra

7.1. Unit 7. Minterm and Canonical Sums 2- and 3-Variable Boolean Algebra Theorems DeMorgan's Theorem Simplification using Boolean Algebra 7.1 Unit 7 Minterm and Canonical Sums 2- and 3-Variable Boolean Algebra Theorems DeMorgan's Theorem Simplification using Boolean Algebra CHECKERS / DECODERS 7.2 7.3 Gates Gates can have more than 2 inputs

More information

This form sometimes used in logic circuit, example:

This form sometimes used in logic circuit, example: Objectives: 1. Deriving of logical expression form truth tables. 2. Logical expression simplification methods: a. Algebraic manipulation. b. Karnaugh map (k-map). 1. Deriving of logical expression from

More information

CHAPTER 3 BOOLEAN ALGEBRA

CHAPTER 3 BOOLEAN ALGEBRA CHAPTER 3 BOOLEAN ALGEBRA (continued) This chapter in the book includes: Objectives Study Guide 3.1 Multiplying Out and Factoring Expressions 3.2 Exclusive-OR and Equivalence Operations 3.3 The Consensus

More information

John Weatherwax. Analysis of Parallel Depth First Search Algorithms

John Weatherwax. Analysis of Parallel Depth First Search Algorithms Sulementary Discussions and Solutions to Selected Problems in: Introduction to Parallel Comuting by Viin Kumar, Ananth Grama, Anshul Guta, & George Karyis John Weatherwax Chater 8 Analysis of Parallel

More information

Boolean Algebra, Gates and Circuits

Boolean Algebra, Gates and Circuits Boolean Algebra, Gates and Circuits Kasper Brink November 21, 2017 (Images taken from Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc.) Outline Last week: Von

More information

Logic Synthesis. Basic Definitions. k-cubes

Logic Synthesis. Basic Definitions. k-cubes Logic Synthesis Minimization of Boolean logic Technology-independent mapping Objective: minimize # of implicants, # of literals, etc. Not directly related to precise technology (# transistors), but correlated

More information

POINTS ON CONICS MODULO p

POINTS ON CONICS MODULO p POINTS ON CONICS MODULO TEAM 2: JONGMIN BAEK, ANAND DEOPURKAR, AND KATHERINE REDFIELD Abstract. We comute the number of integer oints on conics modulo, where is an odd rime. We extend our results to conics

More information

Numerical Linear Algebra

Numerical Linear Algebra Numerical Linear Algebra Numerous alications in statistics, articularly in the fitting of linear models. Notation and conventions: Elements of a matrix A are denoted by a ij, where i indexes the rows and

More information

Lecture 5. Karnaugh-Map

Lecture 5. Karnaugh-Map Lecture 5 - Lecture 5 Karnaugh-Map Lecture 5-2 Karnaugh-Map Set Logic Venn Diagram K-map Lecture 5-3 K-Map for 2 Variables Lecture 5-4 K-Map for 3 Variables C C C Lecture 5-5 Logic Expression, Truth Table,

More information

211: Computer Architecture Summer 2016

211: Computer Architecture Summer 2016 211: Computer Architecture Summer 2016 Liu Liu Topic: Storage Project3 Digital Logic - Storage: Recap - Review: cache hit rate - Project3 - Digital Logic: - truth table => SOP - simplification: Boolean

More information

1-way quantum finite automata: strengths, weaknesses and generalizations

1-way quantum finite automata: strengths, weaknesses and generalizations 1-way quantum finite automata: strengths, weaknesses and generalizations arxiv:quant-h/9802062v3 30 Se 1998 Andris Ambainis UC Berkeley Abstract Rūsiņš Freivalds University of Latvia We study 1-way quantum

More information