An operating system for the MSP430 microcontroler: development of a FAT driver for TinyOS-2.x
|
|
- Hope Stokes
- 5 years ago
- Views:
Transcription
1 An operating system for the microcontroler: of a FAT driver for TinyOS-.x Merou, J.-M Friedt Association Projet Aurore, Besançon August 1, 009
2 Why an OS on a microcontroler? Sensor networks are under for a wide range of applications: a set of nodes spatily distributed monitor environment properties complex and reusable software dedicated operating system for such applications (low memory footprint & power consumption) TinyOS-.x is a free (BSD license) operating system (a.k.a executive environment) for embedded platforms Data acquisition during periodic wakeup sequences Data storage over a filesystem: radiofrequency links are not (yet) reliabl enough to answer our needs (+ consumption & communication range)
3 Presentation Two main systeme classes: Powerful but enrgy consuming platforms. Low power platforms will litte energy consumption. A sensor node must be autonomous use little electric power to run on batteries Objective: comfort of developing an application in the context of the former (OS) within the constraints of the latter: executive environment generates a monolithic application within the context close to that found in an OS.
4 CS DI VCC SCK 1 DO IRQ WP CD SW SHIELD WP CD SW 14 VBUS D- D+ VSERIE R4 VDD 4 5 k C36 >uf 6 IN1 GATE1 INGATE 3 IC 7 LTC1157 C Q N nf 3.3 IC5 3V3OUT USBDM USBDP _RESET OSCI OSCO TEST 5 D N3819 S G VSERIE 4 7 VDD D S 0 18 ONOFF1 1 9 B A 8 ONOFF D3 C 6 TXD RXD _RTS _CTS _DTR _DSR _DCD _RI CBUS0 CBUS1 CBUS CBUS3 CBUS4 VDD 4k7R R5 k Vservo SHOOT1 B A 1 SHOOT P1.5/TA0 P1.6/TA1 P1.7/TA P.0/ACLK P.1/TAINCLK P./CAOUT/TA0 P.3/CA0/TA1 P.4/CA1/TA P.5/ROSC P.6/ADC1CLK P.7/TA0 P3.0/STE0 P3.1/SIMO0 P3./SOMI0 P3.3/UCLK P3.4/UTXD0 C 13 AVCC DVSS AVSS P6./A P6.1/A1 P6.0/A0!RST/NMI TCK TMS TDI TDO/TDI XTIN XTOUT P5.7/TBOUTH P5.6/ALK P5.5/SMCLK JP7 JP3 1 3 JP JP6 VDD R C C9 5 4 R8 IC4 SHDN/ LBI REF 1n 3k FB MHz xt 6 1n C1 LBO/ VDD MAX1674 C10 3 L1 VDD 14 VDD VSS7 Node architecture USB MISO SCK VCC_SD MOSI CS JP1 IC3C VCC G Q4 A 1 VCCIO VCC D IC3A LED6 LED5 JP 4066D Q3 C1 C11 P1.4/SMCLK P1.3/TA P1./TA1 P1.1/TA0 P1.0/TACLK VEREF- VEREF+ XOUT/TCLK XIN VREF+ P6.7/A7 P6.6/A6 P6.5/A5 P6.4/A4 P6.3/A3 DVCC P3.5/URXD0 P3.6/UTXD1 P3.7/URXD1 P4.0/TB0 P4.1/TB1 P4./TB P4.3/TB3 P4.4/TB4 P4.5/TB5 P4.6/TB6 P4.7/TBCLK P5.0/STE1 P5.1/SIMO1 P5./SOMI1 P5.3/UCLK1 P5.4/MCLK 100n C13 C14 TDI R14 JP4 MPS_RST 10k TCK TMS 5 6 TDO 7 8 TCLK "JTAG" VDD Q1 LX 7 OUT 8 IC3P A non commerci platform to make sure we understand the whole configuration procedure of TinyOS-.x: F149 microcontroler (60 KB flash, KB de RAM) L1 C/A ET31 GPS receiver (RS3) removable SD card (SPI bus)
5 TinyOS-.x Compromise between low level programming and an operting system: set of routines structure including abstraction layers during the phase uses the nesc programming language generates a single monolithic application
6 Node integration Defined by two items: a declaration file a configuration directory
7 directory content projet.target.platform hardware.h C.nc P.nc PLATFORM = p r o j e t $ ( c a l l T O S M a k e i n c l u d e p l a t f o r m, msp ) projet : $ ( BUILD DEPS
8 directory content projet.target.platform hardware.h C.nc P.nc push includes, qw( %T/ c h i p s / msp430 %T/ c h i p s / msp430 / adc1 %T/ c h i p s / msp430 /dma %T/ c h i p s / msp430 / p i n s %T/ c h i p s / msp430 / t i m e r %T/ c h i p s / msp430 / u s a r t %T/ c h i p s / msp430 / s e n s o r s %T/ l i b / t i m e r %T/ l i b / s e r i a l %T/ l i b / power ) ) ; push qw( g c c=msp430 g c c mmcu=msp430x149 f n e s c t a r g e t=msp430 f n e s c no debug fnesc scheduler=tinyschedulerc, TinySchedulerC. TaskBasic, TaskBasic, TaskBasic, runtask, posttask ) ) ;
9 directory content projet.target.platform hardware.h C.nc P.nc #i n c l u d e " h a r d w a r e. h " c o n f i g u r a t i o n C { p r o v i d e s i n t e r f a c e I n i t ; i m p l e m e n t a t i o n { components P, Msp430ClockC ; I n i t = P ; P. Msp430ClockInit > Msp430ClockC. I n i t ;
10 directory content projet.target.platform hardware.h C.nc P.nc #i n c l u d e " h a r d w a r e. h " module P { p r o v i d e s i n t e r f a c e I n i t ; u s e s i n t e r f a c e I n i t a s M s p C l o c k I n i t ; u s e s i n t e r f a c e I n i t a s L e d s I n i t ; i m p l e m e n t a t i o n { command e r r o r t I n i t. i n i t ( ) { c a l l M s p C l o c k I n i t. i n i t ( ) ; c a l l L e d s I n i t. i n i t ( ) ; r e t u r n SUCCESS ; d e f a u l t command e r r o r t L e d s I n i t. i n i t ( ) { r e t u r n SUCCESS ;
11 Vidating the platform: blinking LEDs Application example: apps/blink #i n c l u d e " h a r d w a r e. h " c o n f i g u r a t i o n LedsC { p r o v i d e s i n t e r f a c e GenerIO a s Led0 ; p r o v i d e s i n t e r f a c e GenerIO a s Led1 ; p r o v i d e s i n t e r f a c e GenerIO a s Led ; u s e s i n t e r f a c e I n i t ; i m p l e m e n t a t i o n { components HplMsp430GenerIOC as GenerIOC, new Msp430GpioC ( ) as Led0Impl, new Msp430GpioC ( ) as Led1Impl ; components new NoPinC ( ) as LedImpl ; components P ; I n i t = P. L e d s I n i t ; // Raccorde l e v e n t i n i t c e l u i de P Led0 = Led0Impl ; Led0Impl > GenerIOC. Port16 ; Led1 = Led1Impl ; Led1Impl > GenerIOC. Port17 ; Led = LedImpl ; // No l e d on board
12 Beyond the LED driver: using an LCD #i n c l u d e " h a r d w a r e. h " c o n f i g u r a t i o n LcdC { p r o v i d e s i n t e r f a c e GenerIO a s LcdData0 ; [... ] p r o v i d e s i n t e r f a c e GenerIO a s LcdData3 ; p r o v i d e s i n t e r f a c e GenerIO a s LcdE ; p r o v i d e s i n t e r f a c e GenerIO a s LcdRS ; u s e s i n t e r f a c e I n i t ; i m p l e m e n t a t i o n { components HplMsp430GenerIOC as GenerIOC, new Msp430GpioC ( ) as LcdData0Impl, [... ] new Msp430GpioC ( ) as LcdData3Impl, new Msp430GpioC ( ) as LcdEImpl, new Msp430GpioC ( ) as LcdRSImpl ; components P ; I n i t = P. L c d I n i t ; LcdData0 = LcdData0Impl ; LcdData0Impl > GenerIOC. Port4 ; [... ] LcdData3 = LcdData3Impl ; LcdData3Impl > GenerIOC. Port7 ; LcdE = LcdEImpl ; LcdEImpl > GenerIOC. Port3 ; LcdRS = LcdRSImpl ; LcdRSImpl > GenerIOC. Port ;
13 Exploiting the LCD driver Bitwise sign manipulation // E c r i t un demi o c t e t void writedb ( uint8 t v ) { v = v & 0 x0f ; i f ( v a l & LCD DATA0) c a l l LcdData0. s e t ( ) ; e l s e c a l l LcdData0. c l r ( ) ; i f ( v a l & LCD DATA1) c a l l LcdData1. s e t ( ) ; e l s e c a l l LcdData1. c l r ( ) ; i f ( v a l & LCD DATA) c a l l LcdData. s e t ( ) ; e l s e c a l l LcdData. c l r ( ) ; i f ( v a l & LCD DATA3) c a l l LcdData3. s e t ( ) ; e l s e c a l l LcdData3. c l r ( ) ;
14 LCD results An interface useful for debugging and interacting with a user
15 Asynchronous communication RS3: two-way communication protocol. TinyOS model. packets are embedded for network routing ( IP header on ethernet) incompatible with a GPS receiver (NMEA sentences do not comply with this encapsulation) use of raw RS3 communication
16 RS3 communication Raw RS3 interface The public interface. The configuration. #i n c l u d e " h a r d w a r e. h " c o n f i g u r a t i o n P l a t f o r m S e r i a l C { p r o v i d e s i n t e r f a c e S t d C o n t r o l ; p r o v i d e s i n t e r f a c e UartStream ; p r o v i d e s i n t e r f a c e UartByte ; i m p l e m e n t a t i o n { components new Msp430Uart1C ( ) a s UartC, p r o j e t S e r i a l P ; UartStream = UartC. UartStream ; UartByte = UartC. UartByte ; StdControl = p r o j e t S e r i a l P. Control ; p r o j e t S e r i a l P. Msp430UartConfigure < UartC. Msp430UartConfigure ; p r o j e t S e r i a l P. R eso ur ce > UartC. R es our ce ; p r o j e t S e r i a l P. R e s o u r c e R e q u e s t e d > UartC. R e s o u r c e R e q u e s t e d ; components LedsC ; p r o j e t S e r i a l P. Leds > LedsC ;
17 RS3 communication Raw RS3 interface The public interface. The configuration. m s p u a r t u n i o n c o n f i g t m s p u a r t p r o j c o n f i g = { { ubr : UBR 3KHZ 4800, umctl : UMCTL 3KHZ 4800, s s e l : 0 x01, pena : 0, pev : 0, spb : 0, c l e n : 1, l i s t e n : 1, mm: 0, c k p l : 0, u r x s e : 0, u r x e i e : 1, u r x w i e : 0, u r x e : 0, u t x e : 1 ;
18 Example of an OEM GPS receiver Continuous position information reception Uses ASCII sentences (NMEA) = termination character defines the end of the sentence Asynchronous communication (RS3, 4800 bauds) Bandwidth: 144 B/s $GPRMC, ,A, ,N, ,W, , , ,, 1 1 $GPGGA, , ,N, ,W, 1, 0 5, 8., 5. 1,M, 5. 5,M,, $GPRMC, ,A, ,N, ,W, , , ,, 1 F $GPGGA, , ,N, ,W, 1, 0 5, 8., 5. 4,M, 5. 5,M,, C
19 Synchronous communication SPI: asymetric master-slave protocol. N + signs to communicate with N slaves : MOSI (Master Out Slave In), MISO (Master In Slave Out) and N Chip Select signs high bandwidth (shared clock) hardware implementation on most microcontrolers.
20 Use of the SPI bus Implementation of a module managing a Secure Digit card (SD) for non volatile mass storage. SD programmation JTAG communication USB LCD SPI compatible Large storage capacity. Default buffer size 51 bytes, might be reduced during config. Lack of native drivers for TinyOS-.x Blocking model selected
21 s : Efficient data saving. Direct data retriev. Acquired data are structured TinyOS model Which filesystem? simple and hence sml memory footprint/power consumption cross-platform. designed for older personn computers. still in use.
22 Presentation of FAT Access through the Master Boot Record (MBR) Partition Clusters File Allocation Table Implemented as multiple modules Bandwidth: 1.6 kb/s
23 Presentation of FAT Access through the Master Boot Record (MBR) Partition Clusters File Allocation Table Implemented as multiple modules Bandwidth: 1.6 kb/s Fich_1 Fich_ FAT FF FF
24 Presentation of FAT Access through the Master Boot Record (MBR) Partition Clusters File Allocation Table Implemented as multiple modules Bandwidth: 1.6 kb/s
25 Example: periodic acquisition and data storage in a file / D cl e n c he m e n t du timer / e v e n t v o i d Timer0. f i r e d ( ) { c a l l f a t C o n t r o l. s t a r t ( ) ; / Fat f i n i de s i n i t / e v e n t v o i d f a t C o n t r o l. s t a r t D o n e ( e r r o r t e r r o r ) { i f ( e r r o r == SUCCESS) c a l l f i l e C o n t r o l. s t a r t ( ) ; / F i l e f i n i t son i n i t / e v e n t v o i d f i l e C o n t r o l. s t a r t D o n e ( e r r o r t e r r o r ) { i f ( e r r o r == SUCCESS) c a l l ReadStream. postbuffer ( tampon+5, ( uint16 t )NBLINES) ; / La l e c t u r e e s t f i n i e / event void ReadStream. bufferdone ( e r r o r t result, uint8 t buf, uint16 t count ) { i f ( r e s u l t == SUCCESS) c a l l f i l e. w r i t e ( tampon, count +5) ; // E c r i t u r e c a l l f a t C o n t r o l. s t o p ( ) ; // Tout t e i n d r e e v e n t v o i d f a t C o n t r o l. stopdone ( e r r o r t e r r o r ) { i f ( e r r o r == SUCCESS) c a l l f i l e C o n t r o l. s t o p ( ) ; wakeup instrument wakeup init SD open file RS3 sentences acquisition data storage close file/sd deep sleep timer
26 Development of an application using the drivers for : Data acquisition and storage on an SD card on the embedded device Data transfer to computer using SD card reader Use of the data to generate a graph Track characteristics sentences Duration 11 hours File size: 4.7 MB
27 Working environment close to the one familiar for under an OS easy port of a C program thanks to nesc transparent port from one platform to another easier code maintenance, focus on the innovative work our contribution: a driver for data storage (result of anog to digit conversion, RS3) on a FAT formatted SD card (SPI bus) The driver has been vidated on a Crossbow Telos board, further s include testing on a MicaZ platform (AVR processor)
28 Questions Further readings: [in French]
A portable implementation of the FAT16 filesystem to TinyOS-2.x: non-volatile mass storage for low power sensor network nodes
A portable implementation of the FAT16 filesystem to TinyOS-2.x: non-volatile mass storage for low power sensor network nodes anonymous Abstract As part of a strategy aimed at reducing the overall power
More informationVCC VIN VOUT GND GND MPC1825 VIN VOUT GND GND TC1262 VCC/2.3B GND/2.3D
CONN_BLOCK_ CONN_BLOCK_ MPC CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ TC CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ CONN_BLOCK_ J J V COMMON * J PJ-0A-SMT
More informationRX-62N Multi-Breakout Board Options
RX-N Multi-Breakout Board Options The RX-N Multi-Breakout Board is designed to be a low-cost prototyping tool designed for hand-assembly. Using this document and the related drawings, the board can be
More informationQi MP-A10 15 W wireless charger TX evaluation kit based on STWBC-EP
STEVAL-ISB0V Qi MP-A0 W wireless charger TX evaluation kit based on STWBC-EP Data brief WPC Qi.. standard compliant Robust demodulation algorithm, with triple path (V, I, f) Foreign object detection (FOD)
More informationSTEVAL-ISB044V1. Data brief. Features. Description
STEVAL-ISB0V Data brief Qi MP-A0 W wireless charger TX evaluation kit based on STWBC-EP Features STWBC-EP digital controller W output power Qi MP-A0 reference design WPC Qi.. standard compliant Robust
More informationThe LPC2138 Rich Board is the Most Complete Development Board with extra Rich Features.
wwwembeddedmarketcom LPC RichBoard The LPC Rich Board is the Most Complete Development Board with extra Rich Features wwwembeddedmarketcom LPC RichBoard Sr Num Topics Page About Rich Board Series of Products
More informationVCC R4 10K ANA1 EXT-A1 EXT-A2 ANA2 C10 10NF/50V C11. DispKey.sch EXT-DATA EXT-SCK LCD-E KEY-E LCD-E. U_SpiUsb SpiUsb.
Title Number Revision Size A Date: 0..00 Sheet of File: C:\Altium00\..\Board.sch Drawn By: SW SW-D-B-0 RESET + C 00UF/V C 00NF/0V C 00NF/0V VIN VOUT IC LMM0 + C 0UF/V X NG-DC0A D N00 D N00 D N00 D N00
More informationMicrocontroller VU
182.694 Microcontroller VU Martin Perner SS 2017 Featuring Today: TinyOS Part 2 Weekly Training Objective Already done 3.4.1 Input capture 3.6.3 SPI 3.7.2 Watchdog This week 4.2.1 UART to GLCD 4.2.2 Keypad
More informationTracking board design for the SHAGARE stratospheric balloon project. Supervisor : René Beuchat Student : Joël Vallone
Tracking board design for the SHAGARE stratospheric balloon project Supervisor : René Beuchat Student : Joël Vallone Motivation Send & track a gamma-ray sensor in the stratosphere with a meteorological
More informationP300. Technical Manual I/Os, 240 solenoid drivers th Street, Davis, CA 95616, USA Tel: Fax:
00+ I/Os, 0 solenoid drivers Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIHT, i-engine, A-Engine, R-Engine and ACTF are trademarks of
More informationGND. U$1 MC34064 (not fitted) 100nF GND IC5 GND RESET XTAL2 XTAL1 AREF AVCC AGND. GND 100nF
- Innen - H H H - Mantel - N00 D C 0uF/0V H MOUNT-PAD-ROUND. H LSPLSPLSP 00nF C H MOUNT-PAD-ROUND. Power Supply VIN INH alternativ IC PTH000 (TI) V /.A IN VOUT OUT IC 0 ADJ R R C 00uF/0V VDD C 00nF pf
More informationApplicable for MouseWarrior24
AN: Migrating MWWheel and MWEyeII to the new chips Applicable for MouseWarrior. Introduction This application note is intended for those of you who have existing designs using MouseWarriorWheel or MouseWarriorEyeII.
More informationECEN 651: Microprogrammed Control of Digital Systems Department of Electrical and Computer Engineering Texas A&M University
ECEN 651: Microprogrammed Control of Digital Systems Department of Electrical and Computer Engineering Texas A&M University Prof. Mi Lu TA: Ehsan Rohani Laboratory Exercise #4 MIPS Assembly and Simulation
More informationHardware Implementation of Dew Point Measurement
P P P IJISET - International Journal of Innovative Science, Engineering & Technology, Vol. Issue 9, September 6 ISSN (Online) 8 7968 Impact Factor (5) -. Hardware Implementation of Dew Point Measurement
More informationECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil P Khatri (Lab exercise created and tested by Ramu Endluri, He Zhou and Sunil P
More informationP300. Technical Manual
+ I/Os, solenoid drivers Technical Manual icasso venue, avis, C, US Tel: -- Fax: -- Email: sales@tern.com http://www.tern.com COYRIHT, i-engine, -Engine, R-Engine and CTF are trademarks of TERN, Inc. mes
More informationGrabber. Technical Manual
Grabber 0 MHZ Analog Signal Digitizer Technical Manual 0 th Street, Davis, CA, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com http://www.tern.com COPYRIGHT Grabber, and A-Engine are trademarks of TERN,
More informationMaster Development System Programming Dock Board Data Guide
Master Development System Programming Dock Board Data Guide ! Warning: Some customers may want Linx radio frequency ( RF ) products to control machinery or devices remotely, including machinery or devices
More informationSun SPOTs: A Great Solution for Small Device Development
Sun SPOTs: A Great Solution for Small Device Development Claudio M. Horvilleur Cromasoft, S.A. de C.V. México Agenda What is the Problem? What is a SunSPOT? Adding a New Sensor Hardware Development Issues
More informationGRM21BR71C225KA12L C3, C4 2 Open C16 1 C20 1 D1 1 D2 1
9-; Rev ; / MAXQ0 Evaluation Kit General Description The MAXQ0 evaluation kit (EV kit) provides a proven platform for conveniently evaluating the capabilities of the MAXQ0 low-power, -bit, RISC microcontroller
More informationSTEVAL-IDP004V1. IO-Link master multi-port evaluation board based on L6360. Description. Features
STEVAIDP00V IO-Link master multi-port evaluation board based on L0 Data brief Features Main supply voltage V maximum L0 IO-Link master device RS- serial interface CAN serial interface USB interface DC/DC
More informationww.padasalai.net
t w w ADHITHYA TRB- TET COACHING CENTRE KANCHIPURAM SUNDER MATRIC SCHOOL - 9786851468 TEST - 2 COMPUTER SCIENC PG - TRB DATE : 17. 03. 2019 t et t et t t t t UNIT 1 COMPUTER SYSTEM ARCHITECTURE t t t t
More informationEECS 579: SOC Testing
EECS 579: SOC Testing Core-Based Systems-On-A-Chip (SOCs) Cores or IP circuits are predesigned and verified functional units of three main types Soft core: synthesizable RTL Firm core: gate-level netlist
More informationPenetrometer for Soil and Snowpack Characterization
Asian Journal of Chemistry Vol. 21, No. 10 (2009), S017-021 Penetrometer for Soil and Snowpack Characterization M. SINGH*, M. SINGH * Department of Electrical and Instrumentation Engineering, Thapar University-
More informationMOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3
MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter
More informationAdministrivia. Course Objectives. Overview. Lecture Notes Week markem/cs333/ 2. Staff. 3. Prerequisites. 4. Grading. 1. Theory and application
Administrivia 1. markem/cs333/ 2. Staff 3. Prerequisites 4. Grading Course Objectives 1. Theory and application 2. Benefits 3. Labs TAs Overview 1. What is a computer system? CPU PC ALU System bus Memory
More informationAVR/8051 USB PROGRAMMER
U s e r M a n u a l f o r A V R / 8 0 5 1 U S B Z I F P r o g r a m m e r P a g e 1 PRODUCT OF It s just an idea until you execute it AVR/8051 USB PROGRAMMER USER MANUAL FOR WINDOWS XP OS U s e r M a n
More informationHardware testing and design for testability. EE 3610 Digital Systems
EE 3610: Digital Systems 1 Hardware testing and design for testability Introduction A Digital System requires testing before and after it is manufactured 2 Level 1: behavioral modeling and test benches
More informationAppendices. RS232 Commands. RS232 Connector. Pin No Specification 1 N/A 2 RXD 3 TXD 4 DTR 5 GND 6 DSR 7 RTS 8 CTS 9 N/A.
RS232 Commands RS232 Connector 9 8 7 6 5 4 3 2 1 Pin No Specification 1 N/A 2 RXD 3 TXD 4 DTR 5 GND 6 DSR 7 RTS 8 CTS 9 N/A English 74 RS232 Protocol Function List RS232 Commands Appendices Baud Rate 9600
More informationProduct Data Sheet KyoRack 4
series - PANEL MOUNT PRINTERS Page 1 of 10 Introduction 5-8Vdc, 4A peak 5-8Vdc, 2A peak 10-35Vdc Features Easy open paper loading feature High resolution thermal printing 5-8Vdc standard, 10-35Vdc / low
More informationAZ DISPLAYS, INC. COMPLETE LCD SOLUTIONS SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY
COMPLETE LCD SOLUTIONS SPECIFICATIONS FOR LIQUID CRYSTAL DISPLAY PART NUMBER: DATE: APRIL 01, 2008 General Specification Driving IC NT7534 Interace With Paraller MPU 8080 Series Display Specification Display
More informationGR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO
GR M SPS, -bit Analog Signal Digitizer up to MB FIFO Technical Manual 90 th Street, Davis, CA 9, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com web site: www.tern.com COPYRIGHT GR, EL, Grabber, and A-Engine
More informationHow to create designs with Dynamic/Adaptive Voltage Scaling. Roy H. Liu National Semiconductor Corporation
How to create designs with Dynamic/Adaptive Voltage Scaling Roy H. Liu National Semiconductor orporation What you will learn from this session Design challenges with variable voltage level Design partitioning
More informationNeural Network Based Density Measurement
Bulg. J. Phys. 31 (2004) 163 169 P. Neelamegam 1, A. Rajendran 2 1 PG and Research Department of Physics, AVVM Sri Pushpam College (Autonomous), Poondi, Thanjavur, Tamil Nadu-613 503, India 2 PG and Research
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 21: April 4, 2017 Memory Overview, Memory Core Cells Penn ESE 570 Spring 2017 Khanna Today! Memory " Classification " ROM Memories " RAM Memory
More informationMS4525HRD (High Resolution Digital)
MS4525HRD (High Resolution Digital) Integrated Digital Pressure Sensor (24-bit Σ ADC) Fast Conversion Down to 1 ms Low Power, 1 µa (standby < 0.15 µa) Supply Voltage: 1.8 to 3.6V Pressure Range: 1 to 150
More informationCMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University
ECEN 449: Microprocessor System Design Department of Electrical and Computer Engineering Texas A&M University Prof. Sunil P. Khatri Lab exercise created and tested by: Abbas Fairouz, Ramu Endluri, He Zhou,
More informationMS4525HRD (High Resolution Digital) Integrated Digital Pressure Sensor (24-bit Σ ADC) Fast Conversion Down to 1 ms Low Power, 1 µa (standby < 0.15 µa)
Integrated Digital Pressure Sensor (24-bit Σ ADC) Fast Conversion Down to 1 ms Low Power, 1 µa (standby < 0.15 µa) Supply Voltage: 1.8 to 3.6V Pressure Range: 1 to 150 PSI I 2 C and SPI Interface up to
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Digital IC packages TTL (transistor-transistor
More informationYEAR III SEMESTER - V
YEAR III SEMESTER - V Remarks Total Marks Semester V Teaching Schedule Hours/Week College of Biomedical Engineering & Applied Sciences Microsyllabus NUMERICAL METHODS BEG 389 CO Final Examination Schedule
More informationSmart home lighting based on HVLED815PF and SPSGRF. Description
STEVAL-ILL0V Smart home lighting based on HVLEDPF and SPSGRF Data brief Description The STEVAL-ILL0V evaluation board is an offline LED driver based on the HVLEDPF, coupled with Sub-GHz connectivity based
More informationA Scientific Trigger Unit for Space-Based Real-Time Gamma Ray Burst Detection II - Data Processing Model and Benchmarks
A Scientific Trigger Unit for Space-Based Real-Time Gamma Ray Burst Detection II - Data Processing Model and Benchmarks Hervé Le Provost 1, Stéphane Schanne 2, Christophe Flouzat 1, Pierre Kestener 3,
More informationSingle Event Radiation Test Report. Microsemi LX Analog Input RAD Tolerant Telemetry Controller
Single Event Radiation Test Report Microsemi LX7730 64 Analog Input RAD Tolerant Telemetry Controller Doc. N :TDRS-0020-4 Page 1/33 TABLE OF CONTENT 1. PURPOSE AND SCOPE... 3 2. APPLICABLE DOCUMENT...
More informationDevelopment of Lunar Scintillometer for Probing the Ground Layer Turbulence. Ravinder K. Banyal. Indian Institute of Astrophysics Bangalore
Development of Lunar Scintillometer for Probing the Ground Layer Turbulence Ravinder K. Banyal Indian Institute of Astrophysics Bangalore 560034 Indo-US meeting on Adaptive optics with moderate-sized Telescopes
More informationSUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationAudio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8
LC0,uF,uF R R 0uF 0uF uf R uf uf uh FOX_.000 uh 0uF 0uF R k DFU mode k 0uF KRMR SSSM TCM0 P0DT0G S PN0-S STMFX_ZIT C C0 C C C C C C C R R C C C C R C0 C C C L R0 IC L C C RD C0 C0 R0 P R C C0 C C C C TP
More informationMSP430F16x Processor
MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_
More informationCRYSTAL CLEAR TECHNOLOGY SDN. BHD. Spec. No: CMC216-01
LCD Module Specification 1.0 Table of Contents Page 1. Cover & Contents 1 2. Record of revision 2 3. General specification 3 4. Absolute maximum ratings 4 5. Electrical characteristics 4 6. Environmental
More informationOrbit Support Pack for Excel. user manual
Orbit Support Pack for Excel user manual Information in this document is subject to change without notice. Companies, names and data used in examples herein are fictitious unless noted otherwise. No part
More information89BSD CALCULATION METHOD APPLICATION NOTE
FUNCTIONAL DESCRIPTION GENERAL The 89BSD consists of a piezoresistive sensor and a sensor interface IC. The main function of the sensor interface IC is to convert the uncompensated analogue output voltage
More informationClock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements.
1 2 Introduction Clock signal in digital circuit is responsible for synchronizing the transfer to the data between processing elements. Defines the precise instants when the circuit is allowed to change
More informationIntelligent Measurement System with Strain Gauge Sensor for Engineering Education
Intelligent Measurement System with Strain Gauge Sensor for Engineering Education DORINA PURCARU*, CORNELIA GORDAN**, ION PURCARU ***, MARIUS NICULESCU* *Faculty of Automation, Computers and Electronics
More informationVISY-Quick Communication Protocol
VISY-Quick Communication Protocol Rev. Protocol Version Modification VI Version Date Name 0 1.00 First release 2.0.1 2000-03-29 Willmer 1 1.10 New commands date and time (3.2... 3.5) 2.0.2 2000-07-07 Willmer
More informationSystem-on-Chip Communication Modeling Style Guide
Center for Embedded Computer Systems University of California, Irvine System-on-Chip Communication Modeling Style Guide Dongwan Shin Andreas Gerstlauer Rainer Dömer Daniel D. Gajski Technical Report CECS-TR-04-25
More informationPCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual
Test and Development Environment for the PCAN-MicroMod Products taken into account Product Name Item Number Model PCAN-MicroMod Evaluation Kit (incl. PCAN-Dongle) PCAN-MicroMod Evaluation Kit (incl. PCAN-USB)
More informationCalibration Routine. Store in HDD. Switch "Program Control" Ref 1/ Ref 2 Manual Automatic
4.2 IMPLEMENTATION LABVIEW 4.2.1 LabVIEW features LabVIEW (short for Laboratory Virtual Instrument Engineering Workbench) originally released for the Apple Macintosh in 1986. It is a highly productive
More information1.8 Character Height 7-Segment LED Information Board User s Guide
. Character Height -Segment LD Information Board User s Guide 00-00 Sure lectronics Inc. D-DP00-Ver.0 . Character Height -Segment LD Information Board User s Guide Table of contents Chapter.Overview and
More informationAudio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8
LC0,uF,uF R R 0uF 0uF uf R uf uf uh FOX_.000 uh 0uF 0uF R k DFU mode k 0uF KRMR SSSM TCM0 P0DT0G S PN0-S STMFX_ZIT C C0 C C C C C C C R R C C C C R C0 C C C L R0 IC L C C RD C0 C0 R0 P R C C0 C C C C TP
More informationThe Ordering Code for various standard model Recorders with an AC supply and without any additional options are as follows:
The basic PC software is supplied free with the recorder. There is an additional charge for the extensive Data Acquisition Software supplied with communication of RS-232/422/485 or Ethernet. The Ordering
More information2. To measure the emission lines in the hydrogen, helium and possibly other elemental spectra, and compare these to know values.
4.1. Purpose 1. To record several elemental emission spectra using arc lamps filled with each element using the Ocean Optics USB650 spectrometer. 2. To measure the emission lines in the hydrogen, helium
More informationSystem-on-Chip Communication Modeling Style Guide
Center for Embedded Computer Systems University of California, Irvine System-on-Chip Communication Modeling Style Guide Dongwan Shin Andreas Gerstlauer Rainer Dömer Daniel D. Gajski Technical Report CECS-TR-04-25
More informationLecture 25. Dealing with Interconnect and Timing. Digital Integrated Circuits Interconnect
Lecture 25 Dealing with Interconnect and Timing Administrivia Projects will be graded by next week Project phase 3 will be announced next Tu.» Will be homework-like» Report will be combined poster Today
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationPTC04-DB-HALL02. Daughter Board for Melexis PTC devices. Features and Benefits. Applications. Ordering Information. Accessories. 1. Functional Diagram
PTC0-DB-HALL0 Features and Benefits PTC0 interface board for testing devices: 0 0 0 Applications Experimental tool for Lab and Prototyping Production Equipment for Serial Programming Ordering Information
More informationMODBUS Protocol for CS141 network card families
Last update: 20/09/208 MODBUS Protocol for CS4 network card families Summary. MODBUS PROTOCOL... 2.. MODBUS COMMUNICATION PARAMETERS... 2.2. AVAILABLE MODBUS FUNCTION CODES... 2.3. EXCEPTION CODES... 3
More informationWTR-S4 Module User Manual WTR-S4 MODULE
WTR-S MODULE.PRODUCT FEATURES....FUTION DESCRIPTIONS....RELATIONSHIP OF FLASH MEMORY CAPACITY AND RECORDING DURATION....APPLICATION DIAGRAM....PACKAGE SKETCH MAP....PIN DESCRIPTIONS.... SAMPLING RATE SETTINGS....PARAMETERS...
More informationMark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions
Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic
More informationTR7707. TR7707 Document No.:TR7707 Version: x240 dot Graphics Mono up to16 grayscale STN-LCD Driver/Controller INTRODUCTION FEATURES
TR7707 Document No.TR7707 Version 004 TR7707 320 x240 dot Graphics Mono up to16 grayscale STN-LCD Driver/Controller INTRODUCTION The TR7707 is a single chip, 16-grayscale/Mono STN-LCD driver with controller
More informationChapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
More informationHardware Acceleration of the Tate Pairing in Characteristic Three
Hardware Acceleration of the Tate Pairing in Characteristic Three CHES 2005 Hardware Acceleration of the Tate Pairing in Characteristic Three Slide 1 Introduction Pairing based cryptography is a (fairly)
More informationSCHEMATIC. 0.1uF C17. nreset. 20pF C15. 16MHz GND. nreset GND XTAL2 XTAL1 ADC7 ADC6 PD3 PD4 PD1 PD7 PD2 PD5 PD6 PD0 PC5 PC3 PC1 PC0 PC4 PC2
A A-DB SCHEMATIC D D C C B B A A Title Number Revision Size A Date: //0 Sheet of File: C:\altium\..\AEVRev.SchDoc Drawn By: AEV Demo Board APEK Bob Pickett Sr. -0-000-SCH W W uf C VREF PHASE PHASE I0 VBB
More informationRT9403. I 2 C Programmable High Precision Reference Voltage Generator. Features. General Description. Ordering Information.
I 2 C Programmable High Precision Reference Voltage Generator General Description The RT9403 is a high precision reference voltage generating console consisting of three I 2 C programmable DACs. Each DAC
More informationSTEVAL-FCU001V1. Flight controller unit evaluation board for toy drones. Description. Features
STEVAL-FCU00V Flight controller unit evaluation board for toy drones Data brief STLNLLH - N-channel 0 V, A STripFET H Power MOSFET STC0-00 ma Standalone linear Li-Ion battery charger RoHS compliant Features
More informationLecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics
Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance
More informationLME series digital low differential pressure sensors
The LME differential low pressure sensors are based on thermal flow measurement of gas through a micro-flow channel integrated within the sensor chip. The innovative LME technology features superior sensitivity
More informationChapter 7. Sequential Circuits Registers, Counters, RAM
Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Simple Processor CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev Digital
More informationItanium TM Processor Clock Design
Itanium TM Processor Design Utpal Desai 1, Simon Tam, Robert Kim, Ji Zhang, Stefan Rusu Intel Corporation, M/S SC12-502, 2200 Mission College Blvd, Santa Clara, CA 95052 ABSTRACT The Itanium processor
More informationMotors Automation Energy Transmission & Distribution Coatings. Servo Drive SCA06 V1.5X. Addendum to the Programming Manual SCA06 V1.
Motors Automation Energy Transmission & Distribution Coatings Servo Drive SCA06 V1.5X SCA06 V1.4X Series: SCA06 Language: English Document Number: 10003604017 / 01 Software Version: V1.5X Publication Date:
More information1.5 Character Height 7-Segment LED Information Board User s Guide
. Character Height -Segment LED Information Board User s uide 00-00 Sure Electronics Inc. DE-DP00-Ver.0 . Character Height -Segment LED Information Board User s uide Table of contents Chapter.Overview
More informationMAXQ2000 Evaluation Kit. Evaluates: MAXQ2000. Features
Rev ; /0 MAXQ000 Evaluation Kit General Description The MAXQ000 evaluation kit (EV kit) is a proven platform to conveniently evaluate the capabilities of the MAXQ000 low-power LCD microcontroller. The
More informationImplementing an analog speedometer in STISIM Drive using Parallax BSTAMP microcontroller
Implementing an analog speedometer in STISIM Drive using Parallax BSTAMP microcontroller J-F Tessier 1,2 M. Kaszap 1 M. Lavallière 1,2 M. Tremblay 1,2 N. Teasdale 1,2 1 Université Laval, Faculté de médecine,
More informationAnalog Computation in Flash Memory for Datacenter-scale AI Inference in a Small Chip
1 Analog Computation in Flash Memory for Datacenter-scale AI Inference in a Small Chip Dave Fick, CTO/Founder Mike Henry, CEO/Founder About Mythic 2 Focused on high-performance Edge AI Full stack co-design:
More informationS.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques
S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]
More informationSTEVAL-IDP003V1. IO-Link industrial modular sensor board based on L6362A. Description. Features
STEVAL-IDP00V IO-Link industrial modular sensor board based on LA Data brief Features Main supply voltage: V maximum STML0CZ microcontroller IO-Link PHY using the LA device for data communication with
More informationDESIGN AND IMPLEMENTATION OF A RAIN WATER DETECTOR-ALARM SYSTEM OYUBU A.O
International Journal of Advancements in Research & Technology, Volume 4, Issue 6, June -2015 1 DESIGN AND IMPLEMENTATION OF A RAIN WATER DETECTOR-ALARM SYSTEM OYUBU A.O Department of Electrical/Electronic
More informationAll-in-one or BOX industrial PC for autonomous or distributed applications
M a g e l i s i P C All-in-one or BOX industrial PC for autonomous or distributed applications Intel Core Duo TM Windows XP TM HDD / Flash disk M a g e l i s i P C You are looking for an open, powerful
More information! BASCO CO AVR AVR " #$
ASCOM AVR AVR BA 10.. www.eca.ir 1 4... 5... 7... 9... 9... avr AVR.1-2 11... atmega16.1-1-2 14... ATMEGA8.2-2 15... bascom avr 15... bascom.1-3 16... file.1-1-3 1. 2. 3. 16... edit.2-1-3 17...program.3-1-3
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.
More informationSure Electronics 1.5inch LED Board User s Guide
Sure Electronics.inch LED Board User s uide Product Name Product ID :.inch Character Height -segment LED Information Board : DE-DP00 Product Version : Ver.0 Document Version : Ver.0 Copyright 00-00 Sure
More informationAcceleration/Velocity/Displacement VIBRATION METER
Acceleration/Velocity/Displacement VIBRATION METER Model : VB-8220 Your purchase of this VIBRATION METER marks a step forward for you into the field of precision measurement. Although this METER is a complex
More information244241, Operation Manual Contents subject to change without notice. Version 1.0 Issue AA
244241, 244242 Operation Manual Contents subject to change without notice Version 1.0 Issue AA CONTENTS 1. INTRODUCTION... 2 General and Safety Information... 2 2. TECHNICAL SPECIFICATIONS... 2 3. DISPLAY
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output
More informationNCU EE -- DSP VLSI Design. Tsung-Han Tsai 1
NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 Multi-processor vs. Multi-computer architecture µp vs. DSP RISC vs. DSP RISC Reduced-instruction-set Register-to-register operation Higher throughput by using
More informationDesign of Intelligent Meteorological System Based on MEMS Wang Hao 1,a, Nie Meng 2,b, Huang Qing an 3,c
Key Engineering Materials Online: 2014-04-09 ISSN: 1662-9795, Vols. 609-610, pp 801-806 doi:10.4028/www.scientific.net/kem.609-610.801 2014 Trans Tech Publications, Switzerland Design of Intelligent Meteorological
More informationCombinational vs. Sequential. Summary of Combinational Logic. Combinational device/circuit: any circuit built using the basic gates Expressed as
Summary of Combinational Logic : Computer Architecture I Instructor: Prof. Bhagi Narahari Dept. of Computer Science Course URL: www.seas.gwu.edu/~bhagiweb/cs3/ Combinational device/circuit: any circuit
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationFAGOR 8055 CNC Ordering Handbook. Ref. 0801
FAGOR 8055 CNC Ordering Handbook. Ref. 0801 Fagor Automation, S.Coop. Fagor 8055 CNC - Ordering Handbook - Ref. 0801 pg. 1 / 9 CNC 8055: CONFIGURATIONS Central Unit + (Monitor + Keyboard + Operator Panel)
More informationDOMAIN TECHNOLOGIES INC. Users Guide Version 1.3 A3P-MRAM. Development Module
DOMIN TECHNOLOGIES INC. Users Guide Version. P-MRM Development Module Domain Technologies, incorporated in 99, offers over 0 years of experience in the field of emulation and debug tools for a wide variety
More information