The SN74AVC16T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V CCA. ORDERING INFORMATION
|
|
- Doris Watts
- 5 years ago
- Views:
Transcription
1 FEATURES Control Inputs V IH /V IL Levels Are Referenced to V CCA Voltage V CC Isolation Feature If Either V CC Input Is at GND, Both Ports Are in the High-Impedance State Overvoltage-Tolerant Inputs/Outputs Allow Mixed-Voltage-Mode Data Communications Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full.-V to.-v Power-Supply Range I off Supports Partial-Power-Down Mode Operation I/Os Are.-V Tolerant Latch-Up Performance Exceeds 00 ma Per JESD 78, Class II ESD Protection Exceeds JESD 8000-V Human-Body Model (A-A) 00-V Machine Model (A-A) 000-V Charged-Device Model (C0) DESCRIPTION/ORDERING INFORMATION This -bit noninverting bus transceiver uses two separate configurable power-supply rails. The SN7AVCT is optimized to operate with V CCA /V CCB set at. V to. V. It is operational with V CCA /V CCB as low as. V. The A port is designed to track V CCA. V CCA accepts any supply voltage from. V to. V. The B port is designed to track V CCB. V CCB accepts any supply voltage from. V to. V. This allows for universal low-voltage bidirectional translation between any of the.-v,.-v,.8-v,.-v, and.-v voltage nodes. SN7AVCT DGG OR DGV PACKAGE (TOP VIEW) The SN7AVCT is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses effectively are isolated. DIR B B GND B B V CCB B B GND B7 B8 B B GND B B V CCB B B GND B7 B8 DIR OE A A GND A A V CCA A A GND A7 A8 A A GND A A V CCA A A GND A7 A8 OE The SN7AVCT is designed so that the control pins (DIR, DIR, OE, and OE) are supplied by V CCA. ORDERING INFORMATION T A PACKAGE () ORDERABLE PART NUMBER TOP-SIDE MARKING TSSOP DGG Tape and reel SN7AVCTDGGR AVCT TVSOP DGV Tape and reel SN7AVCTDGVR WF 0 C to 8 C VFBGA GQL SN7AVCTGQLR Tape and reel WF VFBGA ZQL (Pb-free) SN7AVCTZQLR () Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 00 00, Texas Instruments Incorporated
2 SN7AVCT DESCRIPTION/ORDERING INFORMATION (CONTINUED) This device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The V CC isolation feature ensures that if either V CC input is at GND, both ports are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. GQL OR ZQL PACKAGE (TOP VIEW) A B C D E F G H J K TERMINAL ASSIGNMENTS () A DIR NC NC NC NC OE B B B GND GND A A C B B V CCB V CCA A A D B B GND GND A A E B8 B7 A7 A8 F B B A A G B B GND GND A A H B B V CCB V CCA A A J B7 B8 GND GND A8 A7 K DIR NC NC NC NC OE () NC No internal connection FUNCTION TABLE (EACH 8-BIT SECTION) OE INPUTS DIR OPERATION L L B data to A bus L H A data to B bus H X Isolation
3 SN7AVCT LOGIC DIAGRAM (POSITIVE LOGIC) DIR DIR 8 OE OE A 7 A B B To Seven Other Channels To Seven Other Channels Absolute Maximum Ratings () over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT V CCA Supply voltage range 0.. V V CCB I/O ports (A port) 0.. V I Input voltage range () I/O ports (B port) 0.. V V O Control inputs 0.. Voltage range applied to any output A port 0.. in the high-impedance or power-off state () B port 0.. A port 0. V CCA + 0. V O Voltage range applied to any output in the high or low state ()() V B port 0. V CCB + 0. I IK Input clamp current V I < 0 0 ma I OK Output clamp current V O < 0 0 ma I O Continuous output current ±0 ma Continuous current through each V CCA, V CCB, and GND ±00 ma DGG package 70 θ JA Package thermal impedance () DGV package 8 C/W GQL/ZQL package T stg Storage temperature range 0 C () Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. () The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed. () The output positive-voltage rating may be exceeded up to. V maximum if the output current rating is observed. () The package thermal impedance is calculated in accordance with JESD -7. V
4 SN7AVCT Recommended Operating Conditions ()()() V CCI V CCO MIN MAX UNIT V CCA Supply voltage.. V V CCB Supply voltage.. V. V to.9 V V CCI 0. V IH High-level input voltage Data inputs ().9 V to.7 V. V.7 V to. V. V to.9 V V CCI 0. V IL Low-level input voltage Data inputs ().9 V to.7 V 0.7 V.7 V to. V 0.8. V to.9 V V CCA 0. High-level DIR V IH.9 V to.7 V. V input voltage (referenced to V CCA ) ().7 V to. V. V to.9 V V CCA 0. Low-level DIR V IL.9 V to.7 V 0.7 V input voltage (referenced to V CCA ) ().7 V to. V 0.8 V I Input voltage 0. V Active state 0 V CCO V O Output voltage V -state 0.. V. V to. V I OH High-level output current. V to.9 V 8 ma. V to.7 V 9 V to. V. V. V to. V I OL Low-level output current. V to.9 V 8 ma. V to.7 V 9 V to. V t/ v Input transition rise or fall rate ns/v T A Operating free-air temperature 0 8 C () V CCI is the V CC associated with the data input port. () V CCO is the V CC associated with the output port. () All unused data inputs of the device must be held at V CCI or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA00. () For V CCI values not specified in the data sheet, V IH min = V CCI 0.7 V, V IL max = V CCI 0. V. () For V CCA values not specified in the data sheet, V IH min = V CCA 0.7 V, V IL max = V CCA 0. V.
5 SN7AVCT Electrical Characteristics ()() over recommended operating free-air temperature range (unless otherwise noted) T A = C 0 C to 8 C PARAMETER TEST CONDITIONS V CCA V CCB UNIT MIN TYP MAX MIN MAX I OH = 00 µa. V to. V. V to. V V CCO 0. I OH = ma. V. V 0.9 I OH = ma. V. V.0 V OH V I = V IH V I OH = 8 ma. V. V. I OH = 9 ma. V. V.7 I OH = ma V V. I OL = 00 µa. V to. V. V to. V 0. I OL = ma. V. V 0. I OL = ma. V. V 0. V OL V I = V IL V I OL = 8 ma. V. V 0. I OL = 9 ma. V. V 0. I OL = ma V V 0.7 Control I I V I = V CCA or GND. V to. V. V to. V ±0.0 ±0. ± µa inputs A or B 0 V 0 to. V ±0. ±. ± port I off V I or V O = 0 to. V µa A or B 0 to. V 0 V ±0. ±. ± port I () OZ V O = V CCO or GND, A or B V I = V CCI or GND, port OE =V IH. V. V ±0. ±. ± µa. V to. V. V to. V I CCA V I = V CCI or GND, I O = 0 0 V. V µa. V 0 V. V to. V. V to. V I CCB V I = V CCI or GND, I O = 0 0 V. V µa. V 0 V V I = V CCI or GND, I CCA + I CCB. V to. V. V to. V µa I O = 0 Control C i V I =. V or GND. V. V. pf inputs A or B C io V O =. V or GND. V. V 7 pf port () V CCO is the V CC associated with the output port. () V CCI is the V CC associated with the input port. () For I/O ports, the parameter I OZ includes the input leakage current.
6 SN7AVCT Switching Characteristics over recommended operating free-air temperature range, V CCA =. V (see Figure ) PARAMETER FROM TO V CCB =. V V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V (INPUT) (OUTPUT) TYP TYP TYP TYP TYP t PLH...8. A B ns t PHL...8. t PLH..8.. B A ns t PHL..8.. t PZH..... OE A ns t PZL..... t PZH... OE B ns t PZL... t PHZ OE A ns t PLZ t PHZ OE B ns t PLZ UNIT Switching Characteristics over recommended operating free-air temperature range, V CCA =. V ± 0. V (see Figure ) PARAMETER V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V FROM TO V CCB =. V ± 0. V ± 0. V ± 0. V ± 0. V (INPUT) (OUTPUT) TYP MIN MAX MIN MAX MIN MAX MIN MAX t PLH A B ns t PHL t PLH B A ns t PHL t PZH OE A ns t PZL t PZH OE B ns t PZL t PHZ OE A ns t PLZ t PHZ OE B ns t PLZ UNIT
7 SN7AVCT Switching Characteristics over recommended operating free-air temperature range, V CCA =.8 V ± 0. V (see Figure ) PARAMETER V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V FROM TO V CCB =. V ± 0. V ± 0. V ± 0. V ± 0. V (INPUT) (OUTPUT) TYP MIN MAX MIN MAX MIN MAX MIN MAX t PLH A B ns t PHL t PLH B A ns t PHL t PZH OE A ns t PZL t PZH OE B ns t PZL t PHZ OE A ns t PLZ t PHZ OE B ns t PLZ UNIT Switching Characteristics over recommended operating free-air temperature range, V CCA =. V ± 0. V (see Figure ) PARAMETER V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V FROM TO V CCB =. V ± 0. V ± 0. V ± 0. V ± 0. V (INPUT) (OUTPUT) TYP MIN MAX MIN MAX MIN MAX MIN MAX t PLH A B ns t PHL t PLH B A ns t PHL t PZH OE A ns t PZL t PZH OE B ns t PZL t PHZ.... OE A ns t PLZ.... t PHZ OE B ns t PLZ UNIT 7
8 SN7AVCT Switching Characteristics over recommended operating free-air temperature range, V CCA =. V ± 0. V (see Figure ) PARAMETER V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V FROM TO V CCB =. V ± 0. V ± 0. V ± 0. V ± 0. V (INPUT) (OUTPUT) TYP MIN MAX MIN MAX MIN MAX MIN MAX t PLH A B ns t PHL t PLH B A ns t PHL t PZH OE A ns t PZL t PZH OE B ns t PZL t PHZ OE A ns t PLZ t PHZ OE B ns t PLZ UNIT Operating Characteristics T A = C PARAMETER V CCA = V CCA = V CCA = V CCA = V CCA = TEST V CCB =. V V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V CONDITIONS TYP TYP TYP TYP TYP Outputs enabled A to B Outputs C L = 0, disabled C () pda f = 0 MHz, pf Outputs t r = t f = ns enabled B to A Outputs disabled Outputs enabled A to B Outputs C L = 0, disabled C () pdb f = 0 MHz, pf Outputs t r = t f = ns enabled B to A Outputs disabled () Power dissipation capacitance per transceiver UNIT 8
9 SN7AVCT Table. Typical Total Static Power Consumption (I CCA + I CCB ) V CCB V CCA 0 V. V. V.8 V. V. V 0 V 0 <0. <0. <0. <0. <0.. V <0. < < < <. V <0. < < < <.8 V <0. < < < < <. V <0. < < < <. V <0. < < < < UNIT µa 9
10 SN7AVCT TYPICAL CHARACTERISTICS T A = C V CCA =. V t PLH Propagation Delay ns 0 V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure. T A = C V CCA =. V t PHL Propagation Delay ns V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure. 0
11 SN7AVCT t PLH Propagation Delay ns TYPICAL CHARACTERISTICS T A = C V CCA =. V V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure. t PHL Propagation Delay ns T A = C V CCA =. V V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure.
12 SN7AVCT TYPICAL CHARACTERISTICS T A = C V CCA =.8 V t PLH Propagation Delay ns V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure. T A = C V CCA =.8 V t PHL Propagation Delay ns V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure.
13 SN7AVCT TYPICAL CHARACTERISTICS T A = C V CCA =. V t PLH Propagation Delay ns 0 V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure 7. t PHL Propagation Delay ns T A = C V CCA =. V V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure 8.
14 SN7AVCT t PLH Propagation Delay ns TYPICAL CHARACTERISTICS T A = C V CCA =. V V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure 9. t PHL Propagation Delay ns T A = C V CCA =. V V CCB =. V + V CCB =. V V CCB =.8 V V CCB =. V V CCB =. V C L Load Capacitance pf Figure 0.
15 SN7AVCT PARAMETER MEASUREMENT INFORMATION From Output Under Test C L (see Note A) R L R L S V CCO Open GND TEST t pd t PLZ /t PZL t PHZ /t PZH S Open V CCO GND LOAD CIRCUIT t w V CCI Input V CCI / V CCI / V CCO C L R L V TP. V. V ± 0. V.8 V ± 0. V. V ± 0. V. V ± 0. V pf pf pf pf pf kω kω kω kω kω 0. V 0. V 0. V 0. V 0. V Output Control (low-level enabling) VOLTAGE WAVEFORMS PULSE DURATION V CCA / V CCA / 0 V V CCA 0 V t PZL t PLZ Input Output t PLH V CCI / V CCI / t PHL V CCI 0 V V OH V CCO / V CCO / V OL Output Waveform S at V CCO (see Note B) Output Waveform S at GND (see Note B) t PZH V CCO / V CCO / V OL + V TP t PHZ V OH V TP V CCO V OL V OH 0 V VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES NOTES: A. C L includes probe and jig capacitance. B. Waveform is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 0 MHz, Z O = 0 Ω, dv/dt V/ns. D. The outputs are measured one at a time, with one transition per measurement. E. t PLZ and t PHZ are the same as t dis. F. t PZL and t PZH are the same as t en. G. t PLH and t PHL are the same as t pd. H. V CCI is the V CC associated with the input port. I. V CCO is the V CC associated with the output port. Figure. Load Circuit and Voltage Waveforms
16 PACKAGE OPTION ADDENDUM 8-Sep-008 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty 7AVCTDGGRE ACTIVE TSSOP DGG Green (RoHS & no Sb/Br) 7AVCTDGGRG ACTIVE TSSOP DGG Green (RoHS & no Sb/Br) 7AVCTDGVRE ACTIVE TVSOP DGV Green (RoHS & no Sb/Br) 7AVCTDGVRG ACTIVE TVSOP DGV Green (RoHS & no Sb/Br) SN7AVCTDGGR ACTIVE TSSOP DGG Green (RoHS & no Sb/Br) SN7AVCTDGVR ACTIVE TVSOP DGV Green (RoHS & no Sb/Br) SN7AVCTGQLR NRND BGA MI CROSTA R JUNI OR SN7AVCTZQLR ACTIVE BGA MI CROSTA R JUNI OR Eco Plan () Lead/Ball Finish MSL Peak Temp () CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU CU NIPDAU Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM GQL 000 TBD SNPB Level--0C-UNLIM ZQL 000 Green (RoHS & no Sb/Br) SNAGCU Level--0C-UNLIM () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. () Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all substances, including the requirement that lead not exceed 0.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.% by weight in homogeneous material) () MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page
17 PACKAGE MATERIALS INFORMATION 9-Mar-008 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Reel Diameter Width (mm) W (mm) A0 (mm) B0 (mm) K0 (mm) P (mm) SN7AVCTDGGR TSSOP DGG Q SN7AVCTDGVR TVSOP DGV Q SN7AVCTGQLR SN7AVCTGQLR SN7AVCTZQLR SN7AVCTZQLR BGA MI CROSTA R JUNI OR BGA MI CROSTA R JUNI OR BGA MI CROSTA R JUNI OR BGA MI CROSTA R JUNI OR W (mm) Pin Quadrant GQL Q GQL Q ZQL Q ZQL Q Pack Materials-Page
18 PACKAGE MATERIALS INFORMATION 9-Mar-008 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN7AVCTDGGR TSSOP DGG SN7AVCTDGVR TVSOP DGV SN7AVCTGQLR SN7AVCTGQLR SN7AVCTZQLR SN7AVCTZQLR BGA MICROSTAR JUNIOR BGA MICROSTAR JUNIOR BGA MICROSTAR JUNIOR BGA MICROSTAR JUNIOR GQL GQL ZQL ZQL Pack Materials-Page
19
20
21 MECHANICAL DATA MTSS00D JANUARY 99 REVISED JANUARY 998 DGG (R-PDSO-G**) 8 PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE 0,0 0,7 0,7 0,08 M 8,0 8,0,00 7,90 0, NOM Gage Plane A 0 8 0, 0,7 0,0,0 MAX 0, 0,0 Seating Plane 0,0 DIM PINS ** 8 A MAX,0,0 7,0 A MIN,0,90, / F /97 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold protrusion not to exceed 0,. D. Falls within JEDEC MO- POST OFFICE BOX 0 DALLAS, TEXAS 7
22 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 99 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DSP dsp.ti.com Broadband Clocks and Timers Digital Control Interface interface.ti.com Medical Logic logic.ti.com Military Power Mgmt power.ti.com Optical Networking Microcontrollers microcontroller.ti.com Security RFID Telephony RF/IF and ZigBee Solutions Video & Imaging Wireless Mailing Address: Texas Instruments, Post Office Box 0, Dallas, Texas 7 Copyright 008, Texas Instruments Incorporated
The SN74AVC16T245 is designed so that the control pins (1DIR, 2DIR, 1OE, and 2OE) are supplied by V CCA. ORDERING INFORMATION
www.ti.com FEATURES Control Inputs V IH /V IL Levels Are Referenced to V CCA Voltage V CC Isolation Feature If Either V CC Input Is at GND, Both Ports Are in the High-Impedance State Overvoltage-Tolerant
More informationCD54HC195, CD74HC195. High-Speed CMOS Logic 4-Bit Parallel Access Register. Description. Features. [ /Title (CD74 HC195 ) /Subject
CD54HC195, CD74HC195 Data sheet acquired from Harris Semiconductor SCHS165E September 1997 - Revised October 2003 High-Speed CMOS Logic 4-Bit Parallel Access Register [ /Title (CD74 HC195 ) /Subject (High
More informationCD54HC147, CD74HC147, CD74HCT147
CD54HC147, CD74HC147, CD74HCT147 Data sheet acquired from Harris Semiconductor SCHS149F September 1997 - Revised November 2003 High-Speed CMOS Logic 10- to 4-Line Priority Encoder [ /Title (CD74 HC147,
More informationSN54AHC138, SN74AHC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNAHC8, SNAHC8 -LINE TO 8-LINE DECODERS/DEMULTIPLEXERS Operating Range -V to.-v V CC Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems Incorporate Three Enable Inputs to
More information74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state
Rev. 1 25 September 2017 Product data sheet 1 General description 2 Features and benefits The is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight 1-bit input-output
More information74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.
16-bit dual supply translating transciever; 3-state Rev. 02 1 June 2004 Product data sheet 1. General description 2. Features The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior
More informationMM70C95,MM70C96,MM70C97,MM70C98,MM80C95, MM80C96,MM80C97,MM80C98
MM70C95,MM70C96,MM70C97,MM70C98,MM80C95, MM80C96,MM80C97,MM80C98 MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters Literature Number: SNOS350A
More information74AVC20T245-Q General description. 2. Features and benefits
20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 7 April 2016 Product data sheet 1. General description The is a 20 bit, dual supply transceiver that enables
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More information74AVC20T General description. 2. Features and benefits
20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 7 8 March 2012 Product data sheet 1. General description The is a 20-bit, dual supply transceiver that enables
More informationOctal bus transceiver; 3-state
Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive
More information8-bit dual supply translating transceiver with configurable voltage translation; 3-state
8-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 5 27 December 202 Product data sheet. General description The is an 8-bit, dual supply transceiver that enables
More information4-bit dual supply translating transceiver; 3-state
Rev. 25 September 207 Product data sheet General description 2 Features and benefits The is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight -bit input-output
More information4-bit dual-supply buffer/level translator; 3-state
Rev. 1 18 December 017 Product data sheet 1 General description Features and benefits The is a -bit, dual-supply level translating buffer with -state outputs. It features four data inputs (An and B), four
More informationSN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES
SNHC0, SN7HC0 DUAL -INPUT POSITIVE-NAND GATES SCLS0C DECEMBER REVISED MAY 7 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic
More informationQuad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More informationNLSV2T Bit Dual-Supply Inverting Level Translator
2-Bit Dual-Supply Inverting Level Translator The NLSV2T240 is a 2 bit configurable dual supply voltage level translator. The input A n and output B n ports are designed to track two different power supply
More information74AVC32T General description. 2. Features and benefits
32-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 16 January 2013 Product data sheet 1. General description The is a 32-bit transceiver with bidirectional
More information74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state
Rev. 2 16 March 2015 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.
More informationCD54HC151, CD74HC151, CD54HCT151, CD74HCT151
CD54HC151, CD74HC151, CD54HCT151, CD74HCT151 Data sheet acquired from Harris Semiconductor SCHS150C September 1997 - Revised October 2003 High-Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151,
More informationOctal bus transceiver; 3-state
Rev. 2 3 November 2016 Product data sheet 1. General description The is an 8-bit transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control.
More information74LVC1G125-Q100. Bus buffer/line driver; 3-state
Rev. 2 8 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More informationCD54/74HC30, CD54/74HCT30
CD54/74HC30, CD54/74HCT30 Data sheet acquired from Harris Semiconductor SCHS121D August 1997 - Revised September 2003 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CD54H C30, CD74H C30, CD74H CT30)
More informationThe 74LVC1G02 provides the single 2-input NOR function.
Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use
More informationCD54/74AC153, CD54/74ACT153
CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject
More informationCD4017BC,CD4017BM,CD4022BC,CD4022BM CD4017BM CD4017BC
CD4017BC,CD4017BM,CD4022BC,CD4022BM CD4017BM CD4017BC Decade Counter/Divider with 10 Decoded Outputs CD4022BM CD4022BC Divide-by-8 Counter/Divider with 8 Decoded Outputs Literature Number: SNOS357A CD4017BM
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More information74LVC8T245; 74LVCH8T245
Rev. 3 December 11 Product data sheet 1. General description The are -bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
More information74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter
Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output
More information74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.
Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They
More informationCD4528BC,CD4528BM. CD4528BM CD4528BC Dual Monostable Multivibrator. Literature Number: SNOS370A
CD4528BC,CD4528BM CD4528BM CD4528BC Dual Monostable Multivibrator Literature Number: SNOS370A CD4528BM CD4528BC Dual Monostable Multivibrator General Description The CD4528B is a dual monostable multivibrator
More information4-bit dual-supply buffer/level translator; 3-state
Rev. July 018 Product data sheet 1. General description. Features and benefits The is a -bit, dual-supply level translating buffer with -state outputs. It features four data inputs (An and B), four data
More informationDual supply buffer/line driver; 3-state
Rev. 1 21 December 2015 Product data sheet 1. General description The is a dual supply non-inverting buffer/line driver with 3-state output. It features one input (A), an output (Y), an output enable input
More informationThe 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.
Rev. 3 16 August 2013 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.
More information74AHC2G126; 74AHCT2G126
Rev. 04 27 pril 2009 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC2G126 and 74HCT2G126 are high-speed Si-gate CMOS devices. They provide a dual non-inverting buffer/line
More information74HC1G125; 74HCT1G125
Rev. 05 23 December 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed, Si-gate CMOS device. The provides one non-inverting buffer/line driver with 3-state
More informationBus buffer/line driver; 3-state
Rev. 12 2 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).
More information74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description
1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description The is a 1-of-2 non-inverting demultiplexer with a 3-state output. The
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More information74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer
Rev. 1 23 April 2018 Product data sheet 1 General description 2 Features and benefits The is a suitable for use in clock distribution. It has a data input (A), four data outputs (Yn) and an output enable
More informationThe 74AXP1G04 is a single inverting buffer.
Rev. 1 25 August 2014 Product data sheet 1. General description The is a single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This
More information74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.
Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).
More informationThe 74AUP2G34 provides two low-power, low-voltage buffers.
Rev. 6 17 September 2015 Product data sheet 1. General description The provides two low-power, low-voltage buffers. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise
More information74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state
Rev. 5 17 November 2011 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications.
More informationLow-power dual supply buffer/line driver; 3-state
Rev. 2.1 23 July 2018 Product data sheet 1 General description 2 Features and benefits The is a high-performance, low-power, low-voltage, single-bit, dual supply buffer/line driver with outpuable circuitry.
More information74LVC8T245-Q100; 74LVCH8T245-Q100
7LVCT5-Q1; 7LVCHT5-Q1 Rev. 1 1 March 13 Product data sheet 1. General description The 7LVCT5-Q1; 7LVCHT5-Q1 are -bit dual supply translating transceivers with 3-state outputs that enable bidirectional
More information4-bit dual supply translating transceiver with configurable voltage translation; 3-state
4-bit dual supply translating transceiver with configurable voltage translation; -state Rev. 5 7 December 205 Product data sheet. General description The is an 4-bit, dual supply transceiver that enables
More information74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate
Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors
More information74AVCH16T General description. 2. Features and benefits
16-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 5 1 March 2012 Product data sheet 1. General description The is a 16-bit transceiver with bidirectional level
More information74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer
Rev. 1 3 April 1 Product data sheet 1 General description Features and benefits The is a translating suitable for use in clock distribution. It has dual supplies (V CC(A) and V CC(B) ) for voltage translation.
More information74AVCH2T45. 1 General description. 2 Features and benefits. Dual-bit, dual-supply voltage level translator/transceiver; 3-state
Dual-bit, dual-supply voltage level translator/transceiver; 3-state Rev. 7 20 February 2018 Product data sheet 1 General description 2 Features and benefits The is a dual bit, dual supply transceiver that
More informationLow-power dual Schmitt trigger inverter
Rev. 1 9 October 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. It transforms slowly changing input signals into sharply defined, jitter-free output
More informationSingle supply translating buffer/line driver; 3-state
Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating buffer/line driver with 3-state output. The low threshold inputs
More informationDual buffer/line driver; 3-state
Rev. 14 15 December 2016 Product data sheet 1. General description The is a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE
More informationThe 74LV08 provides a quad 2-input AND function.
Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0
More information74AHC1G00; 74AHCT1G00
74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input
More information74LVC823A-Q General description. 2. Features and benefits
9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Rev. 1 15 September 2016 Product data sheet 1. General description The is a 9-bit D-type flip-flop with common clock
More information74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state
Rev. 6 10 July 2012 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. Incorporates
More informationDual buffer/line driver; 3-state
Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output
More informationSingle dual-supply translating 2-input OR with strobe
Rev. 1 10 October 2018 Product data sheet 1. General description The is a single dual-supply translating 2-input OR with strobe inputs. It features two data input pins (A, B), two strobe input pins (STRA,
More informationCD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238
Data sheet acquired from Harris Semiconductor SCHS147C October 1997 - Revised August 2001 CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238 High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More informationDual buffer/line driver; 3-state
Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output
More information74AVCH General description. 2. Features and benefits. 16-bit transceiver with direction pin; 3.6 V tolerant; 3-state
Rev. 3 8 January 2013 Product data sheet 1. General description The is a 16-bit transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive directions. The device features
More information74HC365; 74HCT365. Hex buffer/line driver; 3-state
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits The is a hex buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn
More information74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state
Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low
More information74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.
Rev. 1 18 November 2013 Product data sheet 1. General description The provides the single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
More informationDATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 16-bit D-type transparent latch with 5 V Supersedes data of 2002 Oct 02 2003 Dec 08 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More information74HC126; 74HCT126. Quad buffer/line driver; 3-state
Rev. 3 22 September 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad buffer/line driver with 3-state outputs controlled by the output enable
More informationLow-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.
Rev. 1 22 August 2012 Product data sheet 1. General description The is a single buffer and single inverter. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More information74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting
Rev. 3 9 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable
More information74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting
Rev. 5 2 February 2016 Product data sheet 1. General description The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn causes the outputs
More information74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.
Rev. 2 12 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationOctal buffer/line driver; 3-state
Rev. 4 1 March 2016 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC244 and 74HCT244. The is an octal non-inverting buffer/line
More information74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.
Rev. 03 12 November 2007 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The are octal non-inverting buffer/line drivers with 3-state
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input
More information74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.
Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They
More informationDM74LS138 DM74LS139 Decoder/Demultiplexer
DM74LS138 DM74LS139 Decoder/Demultiplexer General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short
More information74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.
Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC
More information74HC373-Q100; 74HCT373-Q100
Rev. 1 10 August 2012 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard
More informationLow-power configurable multiple function gate
Rev. 2 16 September 2015 Product data sheet 1. General description The is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions
More information74HC541; 74HCT541. Octal buffer/line driver; 3-state
Rev. 4 3 March 2016 Product data sheet 1. General description 2. Features and benefits The is an octal non-inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1
More information74HCT245. Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs. High-Performance Silicon-Gate CMOS
Octal 3-State Noninverting Bus Transceiver with LSTTL-Compatible Inputs High-Performance Silicon-Gate CMOS The 74HCT245 is identical in pinout to LS245. The device has TTL-Compatible Inputs. The HCT245
More information74AHC125; 74AHCT125. Quad buffer/line driver; 3-state
Rev. 04 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). They
More information74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.
Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage
More informationCD54HC154, CD74HC154, CD54HCT154, CD74HCT154
CD54HC154, CD74HC154, CD54HCT154, CD74HCT154 Data sheet acquired from Harris Semiconductor SCHS152D September 1997 - Revised June 2004 High-Speed CMOS Logic 4- to 16-Line Decoder/Demultiplexer [ /Title
More information74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.
Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.
More informationSingle D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationTC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X
CMOS Digital Integrated Circuits Silicon Monolithic TC7WB66CFK,TC7WB66CL8X TC7WB67CFK,TC7WB67CL8X 1. Functional Description Dual SPST Bus Switch 2. General TC7WB66CFK/L8X,TC7WB67CFK/L8X The TC7WB66CFK/L8X
More informationThe 74LV32 provides a quad 2-input OR function.
Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.
More informationOctal buffer/line driver with 5 V tolerant inputs/outputs; 3-state
Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state Rev. 4 25 November 2011 Product data sheet 1. General description The is an octal non-inverting buffer/line driver with 5 V tolerant inputs
More information74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.
Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0
More informationUNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT DESCRIPTION The U74AUC1G126 is single bus buffer gate with 3-state output. The output is disabled When the output enable (OE) is
More information