4-bit dual-supply buffer/level translator; 3-state

Size: px
Start display at page:

Download "4-bit dual-supply buffer/level translator; 3-state"

Transcription

1 Rev December 017 Product data sheet 1 General description Features and benefits The is a -bit, dual-supply level translating buffer with -state outputs. It features four data inputs (An and B), four data outputs (YBn and YA), and an output enable input (OE). The device is configured to translate three inputs from V CC(A) to V CC(B) and one input from V CC(B) to V CC(A). OE, An and YA are referenced to V CC(A) and YBn and B are referenced to V CC(B). A HIGH on OE causes the outputs to assume a highimpedance OFF-state. The device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables outputs, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either V CC(A) or V CC(B) are at GND level, all outputs are in the high-impedance OFF-state. Wide supply voltage range: V CC(A) : 0.8 V to. V V CC(B) : 0.8 V to. V Complies with JEDEC standards: JESD8-1 (0.8 V to 1. V) JESD8-11 (0.9 V to 1. V) JESD8-7 (1. V to 1.9 V) JESD8- (1.8 V to.7 V) JESD8-B (.7 V to. V) ESD protection: HBM JESD-A11E Class B exceeds 8000 V CDM JESD-C101C exceeds 1000 V Maximum data rates: 80 Mbit/s ( 1.8 V to. V translation) 00 Mbit/s ( 1.1 V to. V translation) 00 Mbit/s ( 1.1 V to. V translation) 00 Mbit/s ( 1.1 V to 1.8 V translation) 10 Mbit/s ( 1.1 V to 1. V translation) 100 Mbit/s ( 1.1 V to 1. V translation) Suspend mode Latch-up performance exceeds 100 ma per JESD 78 Class II Inputs accept voltages up to. V I OFF circuitry provides partial Power-down mode operation Specified from -0 C to +8 C and -0 C to +1 C

2 Ordering information Table 1. Ordering information Type number Package Temperature range Name Description Version GU1-0 C to +1 C XQFN1 plastic, extremely thin quad flat package; no leads; 1 terminals; body 1.70 x.0 x 0.0 mm Marking SOT117-1 Table. Marking codes Type number GU1 Marking code Bd Functional diagram YB1 YB YB B V CC(B) V CC(A) Figure 1. Logic symbol OE A1 A A YA aaa-0700 All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

3 Pinning information.1 Pinning terminal 1 index area V CC(A) A1 A A YA 1 GND 1 OE 11 V CC(B) 10 YB1 9 YB 8 YB 7 B aaa-0787 Transparent top view Figure. Pin configuration XQFN1 (SOT117-1). Pin description Table. Pin description Symbol Pin Description V CC(A) 1 supply voltage A (A1, A, A, YA and OE pins are referenced to V CC(A) ) A1, A, A, B,,, 7 data input GND 8 ground (0 V) YB1, YB, YB, YA 10, 9, 8, data output OE 1 output enable input (active LOW) V CC(B) 11 supply voltage B (YB1, YB, YB and B pins are referenced to V CC(B) ) 7 Functional description [1] [] Table. Function table Supply voltage Input Input Output V CC(A), V CC(B) OE An, B YBn, YA 0.8 V to. V L L L 0.8 V to. V L H H 0.8 V to. V H X Z GND [] X Z Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. [] The A1, A, A, YA and OE pins are referenced to V CC(A) ; The YB1, YB, YB and B pins are referenced to V CC(B). [] If at least one of V CC(A) or V CC(B) is at GND level, the device goes into suspend mode. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

4 8 Limiting values Table. Limiting values In accordance with the Absolute Maximum Rating System (IEC 01). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC(A) supply voltage A V V CC(B) supply voltage B V I IK input clamping current V I < 0 V -0 - ma V I input voltage [1] V I OK output clamping current V O < 0 V -0 - ma V O output voltage Active mode Suspend or -state mode [1] [] [] I O output current V O = 0 V to V CCO [] [1] -0. V CCO + 0. V V - ±0 ma I CC supply current I CC(A) or I CC(B) ma I GND ground current ma T stg storage temperature C P tot total power dissipation T amb = -0 C to +1 C - 0 mw [1] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed. [] V CCO is the supply voltage associated with the output port. [] V CCO + 0. V should not exceed. V. 9 Recommended operating conditions Table. Recommended operating conditions Symbol Parameter Conditions Min Max Unit V CC(A) supply voltage A 0.8. V V CC(B) supply voltage B 0.8. V V I input voltage 0. V V O output voltage Active mode [1] 0 V CCO V Suspend or -state mode 0. V T amb ambient temperature C Δt/ΔV input transition rise and fall rate V CCI =0.8 V to. V [] - 10 ns/v [1] V CCO is the supply voltage associated with the output port. [] V CCI is the supply voltage associated with the input port. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

5 10 Static characteristics [1] [] Table 7. Typical static characteristics at T amb = C At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OH V OL I I I OZ I OFF C I C I/O HIGH-level output voltage LOW-level output voltage input leakage current OFF-state output current power-off leakage current input capacitance input/output capacitance V I = V IH or V IL I O = -1. ma; V CC(A) = V CC(B) = 0.8 V V V I = V IH or V IL I O = 1. ma; V CC(A) = V CC(B) = 0.8 V V OE input; V I = 0 V or. V; V CC(A) = V CC(B) = 0.8 V to. V A or B port; V O = 0 V or V CCO ; V CC(A) = V CC(B) =. V suspend mode A port; V O = 0 V or V CCO ; V CC(A) =. V; V CC(B) = 0 V suspend mode B port; V O = 0 V or V CCO ; V CC(A) = 0 V; V CC(B) =. V A port; V I or V O = 0 V to. V; V CC(A) = 0 V; V CC(B) = 0.8 V to. V B port; V I or V O = 0 V to. V; V CC(B) = 0 V; V CC(A) = 0.8 V to. V OE input; V I = 0 V or. V; V CC(A) = V CC(B) =. V A and B port; V O =. V or 0 V; V CC(A) = V CC(B) =. V - ±0.0 ±0. μa - ±0. ±. μa - ±0. ±. μa - ±0. ±. μa - ±0.1 ±1 μa - ±0.1 ±1 μa pf pf [1] V CCO is the supply voltage associated with the output port. [] V CCI is the supply voltage associated with the data input port. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

6 [1] [] Table 8. Table 8.Static characteristics At recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions -0 C to +8 C -0 C to +1 C Min Max Min Max Unit V IH V IL HIGH-level input voltage LOW-level input voltage data input V CCI = 0.8 V 0.70V CCI V CCI - V V CCI = 1.1 V to 1.9 V 0.V CCI - 0.V CCI - V V CCI =. V to.7 V V V CCI =.0 V to. V - - V OE input V CC(A) = 0.8 V 0.70V CC(A) V CC(A) - V V CC(A) = 1.1 V to 1.9 V 0.V CC(A) - 0.V CC(A) - V V CC(A) =. V to.7 V V V CC(A) =.0 V to. V - - V data input V CCI = 0.8 V - 0.0V CCI - 0.0V CCI V V CCI = 1.1 V to 1.9 V - 0.V CCI - 0.V CCI V V CCI =. V to.7 V V V CCI =.0 V to. V V OE input V CC(A) = 0.8 V - 0.0V CC(A) - 0.0V CC(A) V V CC(A) = 1.1 V to 1.9 V - 0.V CC(A) - 0.V CC(A) V V CC(A) =. V to.7 V V V CC(A) =.0 V to. V V V OH HIGH-level output voltage V I = V IH or V IL I O = -100 μa; V CC(A) = V CC(B) = 0.8 V to. V I O = - ma; V CC(A) = V CC(B) = 1.1 V I O = - ma; V CC(A) = V CC(B) = 1. V I O = -8 ma; V CC(A) = V CC(B) = 1. V I O = -9 ma; V CC(A) = V CC(B) =. V I O = -1 ma; V CC(A) = V CC(B) =.0 V V CCO V CCO V V V V V V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

7 Symbol Parameter Conditions -0 C to +8 C -0 C to +1 C Min Max Min Max Unit V OL LOW-level V I = V IH or V IL output voltage I O = 100 μa; V V CC(A) = V CC(B) = 0.8 V to. V I O = ma; V V CC(A) = V CC(B) = 1.1 V I O = ma; V V CC(A) = V CC(B) = 1. V I O = 8 ma; V V CC(A) = V CC(B) = 1. V I O = 9 ma; V V CC(A) = V CC(B) =. V I O = 1 ma; V V CC(A) = V CC(B) =.0 V I I input leakage OE input; V I = 0 V or. V; - ±1 - ± μa current V CC(A) = V CC(B) = 0.8 V to. V I OZ OFF-state A or B port; - ± - ±0 μa output current V O = 0 V or V CCO ; V CC(A) = V CC(B) =. V suspend mode A port; - ± - ±0 μa V O = 0 V or V CCO ; V CC(A) =. V; V CC(B) = 0 V suspend mode B port; - ± - ±0 μa V O = 0 V or V CCO ; V CC(A) = 0 V; V CC(B) =. V I OFF power-off A port; V I or V O = 0 V to. V; - ± - ±0 μa leakage V CC(A) = 0 V; V CC(B) = 0.8 V to. V current B port; V I or V O = 0 V to. V; - ± - ±0 μa V CC(B) = 0 V; V CC(A) = 0.8 V to. V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 7 /

8 Symbol Parameter Conditions -0 C to +8 C -0 C to +1 C Min Max Min Max Unit I CC supply current A port; V I = 0 V or V CCI ; I O = 0 A V CC(A) = 0.8 V to. V; V CC(B) = 0.8 V to. V V CC(A) = 1.1 V to. V; V CC(B) = 1.1 V to. V μa μa V CC(A) =. V; V CC(B) = 0 V μa V CC(A) = 0 V; V CC(B) =. V μa B port; V I = 0 V or V CCI ; I O = 0 A V CC(A) = 0.8 V to. V; V CC(B) = 0.8 V to. V V CC(A) = 1.1 V to. V; V CC(B) = 1.1 V to. V V CC(A) =. V; V CC(B) = 0 V V CC(A) = 0 V; V CC(B) =. V A plus B port (I CC(A) + I CC(B) ); I O = 0 A; V I = 0 V or V CCI ; V CC(A) = 0.8 V to. V; V CC(B) = 0.8 V to. V A plus B port (I CC(A) + I CC(B) ); I O = 0 A; V I = 0 V or V CCI ; V CC(A) = 1.1 V to. V; V CC(B) = 1.1 V to. V μa μa μa μa μa μa ΔI CC additional supply current V I =.0 V; V CC(A) = V CC(B) =. V μa [1] V CCO is the supply voltage associated with the output port. [] V CCI is the supply voltage associated with the data input port. Table 9. Table 9.Typicaltotal supply current (I CC(A) + I CC(B) ) V CC(A) V CC(B) 0 V 0.8 V 1. V 1. V 1.8 V. V. V Unit 0 V μa 0.8 V μa 1. V μa 1. V μa 1.8 V μa. V μa. V μa All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 8 /

9 11 Dynamic characteristics Table 10. Typical power dissipation capacitance at V CC(A) = V CC(B) and T amb = C Voltages are referenced to GND (ground = 0 V). [1] [] Symbol Parameter Conditions V CC(A) = V CC(B) 0.8 V 1. V 1. V 1.8 V. V. V Unit C PD power dissipation capacitance inputs An, B pf outputs YBn, YA pf [1] C PD is used to determine the dynamic power dissipation (P D in μw). P D = C PD V CC fi N + Σ(C L V CC fo ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V CC fo ) = sum of the outputs. [] f i = 10 MHz; V I = GND to V CC ; t r = t f = 1 ns; C L = 0 pf; R L = Ω. Table 11. Typical dynamic characteristics at V CC(A) = 0.8 V and T amb = C [1] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure ; for wave forms see Figure and Figure Symbol Parameter Conditions V CC(B) 0.8 V 1. V 1. V 1.8 V. V. V Unit t pd t dis t en propagation delay disable time enable time An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns [1] t pd is the same as and ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. Table 1. Typical dynamic characteristics at V CC(B) = 0.8 V and T amb = C [1] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure ; for wave forms see Figure and Figure Symbol Parameter Conditions V CC(A) 0.8 V 1. V 1. V 1.8 V. V. V Unit t pd t dis t en propagation delay disable time enable time An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns [1] t pd is the same as and ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 9 /

10 Table 1. Dynamic characteristics for temperature range -0 C to +8 C [1] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure ; for wave forms see Figure and Figure. Symbol Parameter Conditions V CC(A) = 1.1 V to 1. V t pd t dis t en propagation delay disable time enable time V CC(A) = 1. V to 1. V t pd t dis t en propagation delay disable time enable time V CC(A) = 1. V to 1.9 V t pd t dis t en propagation delay disable time enable time V CC(A) =. V to.7 V t pd t dis t en propagation delay disable time enable time V CC(B) 1. V ±0.1 V 1. V ±0.1 V 1.8 V ±0.1 V. V ±0. V. V ±0. V Min Max Min Max Min Max Min Max Min Max An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns Unit All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 10 /

11 Symbol Parameter Conditions V CC(A) =.0 V to. V t pd t dis t en propagation delay disable time enable time V CC(B) 1. V ±0.1 V 1. V ±0.1 V 1.8 V ±0.1 V. V ±0. V. V ±0. V Min Max Min Max Min Max Min Max Min Max An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns Unit [1] t pd is the same as and ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. Table 1. Dynamic characteristics for temperature range -0 C to +1 C [1] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure ; for wave forms see Figure and Figure Symbol Parameter Conditions V CC(A) = 1.1 V to 1. V t pd t dis t en propagation delay disable time enable time V CC(A) = 1. V to 1. V t pd t dis t en propagation delay disable time enable time V CC(A) = 1. V to 1.9 V t pd t dis t en propagation delay disable time enable time V CC(B) 1. V ±0.1 V 1. V ±0.1 V 1.8 V ±0.1 V. V ±0. V. V ±0. V Min Max Min Max Min Max Min Max Min Max An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns Unit All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 11 /

12 Symbol Parameter Conditions V CC(A) =. V to.7 V t pd t dis t en propagation delay disable time enable time V CC(A) =.0 V to. V t pd t dis t en propagation delay disable time enable time V CC(B) 1. V ±0.1 V 1. V ±0.1 V 1.8 V ±0.1 V. V ±0. V. V ±0. V Min Max Min Max Min Max Min Max Min Max An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns An to YBn ns B to YA ns OE to YBn ns OE to YA ns OE to YBn ns OE to YA ns Unit [1] t pd is the same as and ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH Waveforms and test circuit V I An, B input GND V M V M V OH YBn, YA output V M V M Measurement points are given in Table 1. V OL and V OH are typical output voltage levels that occur with the output load. V OL aaa-070 Figure. The data input (An, B) to output (YBn, YA) propagation delay times All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 1 /

13 V I OE input V M GND t PLZ t PZL V CCO output LOW-to-OFF OFF-to-LOW V OL V M t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND outputs enabled V Y outputs disabled Measurement points are given in Table 1. V OL and V OH are typical output voltage levels that occur with the output load. Figure. Enable and disable times V M outputs enabled 001aao07 Table 1. Measurement points Supply voltage Input [1] Output [] V CC(A), V CC(B) V M V M V X V Y 0.8 V to 1. V 0.V CCI 0.V CCO V OL V V OH V 1. V to.7 V 0.V CCI 0.V CCO V OL V V OH V.0 V to. V 0.V CCI 0.V CCO V OL + 0. V V OH - 0. V [1] V CCI is the supply voltage associated with the data input port. [] V CCO is the supply voltage associated with the output port. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 1 /

14 t W V I negative pulse 0 V 90 % V M 10 % V M t f t r t r t f V I positive pulse 0 V 10 % V M 90 % t W V M V EXT V CC G V I DUT V O RL RT CL RL Test data is given in Table 1. R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance. V EXT = External voltage for measuring switching times. Figure. Test circuit for measuring switching times 001aae1 Table 1. Test data Supply voltage Input Load V EXT V CC(A), V CC(B) V [1] I Δt/ΔV [] C L R L, t PZH, t PHZ t PZL, t [] PLZ 0.8 V to 1. V V CCI 1.0 ns/v 1 pf kω open GND V CCO 1. V to.7 V V CCI 1.0 ns/v 1 pf kω open GND V CCO.0 V to. V V CCI 1.0 ns/v 1 pf kω open GND V CCO [1] V CCI is the supply voltage associated with the data input port. [] dv/dt 1.0 V/ns [] V CCO is the supply voltage associated with the output port. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 1 /

15 11. Typical propagation delay characteristics aaa-0787 aaa () 1 () a. HIGH to LOW propagation delay (An to YBn) b. LOW to HIGH propagation delay (An to YBn) aaa aaa () 1 10 () c. HIGH to LOW propagation delay (B to YA) d. LOW to HIGH propagation delay (B to YA) V CC(B) = 0.8 V V CC(B) = 1. V V CC(B) = 1. V V CC(B) = 1.8 V V CC(B) =. V () V CC(B) =. V Figure. Typical propagation delay versus load capacitance; T amb = C; V CC(A) = 0.8 V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 1 /

16 10 aaa aaa a. HIGH to LOW propagation delay (An to YBn) b. LOW to HIGH propagation delay (An to YBn) 8 7 aaa aaa-0788 c. HIGH to LOW propagation delay (B to YA) d. LOW to HIGH propagation delay (B to YA) V CC(B) = 1. V V CC(B) = 1. V V CC(B) = 1.8 V V CC(B) =. V V CC(B) =. V Figure 7. Typical propagation delay versus load capacitance; T amb = C; V CC(A) = 1. V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 1 /

17 8 aaa aaa a. HIGH to LOW propagation delay (An to YBn) b. LOW to HIGH propagation delay (An to YBn) aaa-0788 aaa-0788 c. HIGH to LOW propagation delay (B to YA) d. LOW to HIGH propagation delay (B to YA) V CC(B) = 1. V V CC(B) = 1. V V CC(B) = 1.8 V V CC(B) =. V V CC(B) =. V Figure 8. Typical propagation delay versus load capacitance; T amb = C; V CC(A) = 1. V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 17 /

18 aaa aaa a. HIGH to LOW propagation delay (An to YBn) b. LOW to HIGH propagation delay (An to YBn). aaa aaa c. HIGH to LOW propagation delay (B to YA) d. LOW to HIGH propagation delay (B to YA) V CC(B) = 1. V V CC(B) = 1. V V CC(B) = 1.8 V V CC(B) =. V V CC(B) =. V Figure 9. Typical propagation delay versus load capacitance; T amb = C; V CC(A) = 1.8 V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 18 /

19 7 aaa aaa a. HIGH to LOW propagation delay (An to YBn) b. LOW to HIGH propagation delay (An to YBn) aaa-0789 aaa c. HIGH to LOW propagation delay (B to YA) d. LOW to HIGH propagation delay (B to YA) V CC(B) = 1. V V CC(B) = 1. V V CC(B) = 1.8 V V CC(B) =. V V CC(B) =. V Figure 10. Typical propagation delay versus load capacitance; T amb = C; V CC(A) =. V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 19 /

20 7 aaa aaa a. HIGH to LOW propagation delay (An to YBn) b. LOW to HIGH propagation delay (An to YBn) aaa aaa c. HIGH to LOW propagation delay (B to YA) d. LOW to HIGH propagation delay (B to YA) V CC(B) = 1. V V CC(B) = 1. V V CC(B) = 1.8 V V CC(B) =. V V CC(B) =. V Figure 11. Typical propagation delay versus load capacitance; T amb = C; V CC(A) =. V All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 0 /

21 A 1 A Nexperia 1 Package outline XQFN1: plastic, extremely thin quad flat package; no leads; 1 terminals; body 1.70 x.00 x 0.0 mm SOT117-1 X terminal 1 index area D B A E A detail X b # v # w C C A B y 1 C C y 7 e 1 e 1 11 terminal 1 index area L 1 L 0 1 mm scale Dimensions Unit A A 1 A b D E e e 1 L L 1 v w y y 1 mm max nom min Note 1. Plastic or metal protrusions of 0.07 mm maximum per side are not included sot117-1_po Outline version References IEC JEDEC JEITA SOT MO European projection Issue date Figure 1. Package outline SOT117-1 (XQFN1) All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. 1 /

22 1 Abbreviations Table 17. Abbreviations Acronym Description CDM Charged Device Model CMOS Complementary Metal Oxide Semiconductor DUT Device Under Test ESD ElectroStatic Discharge HBM Human Body Model MM Machine Model 1 Revision history Table 18. Revision history Document ID Release date Data sheet status Change notice Supersedes v Product data sheet - - All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

23 1 Legal information 1.1 Data sheet status Document status [1][] Product status [] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [] The term 'short data sheet' is explained in section "Definitions". [] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL 1. Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 1. Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 01) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

24 Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 1. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. All information provided in this document is subject to legal disclaimers. Nexperia B.V All rights reserved. /

25 Contents 1 General description... 1 Features and benefits...1 Ordering information... Marking... Functional diagram... Pinning information....1 Pinning.... Pin description... 7 Functional description... 8 Limiting values... 9 Recommended operating conditions Static characteristics Dynamic characteristics Waveforms and test circuit Typical propagation delay characteristics Package outline Abbreviations... 1 Revision history... 1 Legal information... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'. Nexperia B.V All rights reserved. For more information, please visit: For sales office addresses, please send an to: salesaddresses@nexperia.com Date of release: 18 December 017 Document identifier:

4-bit dual-supply buffer/level translator; 3-state

4-bit dual-supply buffer/level translator; 3-state Rev. July 018 Product data sheet 1. General description. Features and benefits The is a -bit, dual-supply level translating buffer with -state outputs. It features four data inputs (An and B), four data

More information

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state Rev. 1 25 September 2017 Product data sheet 1 General description 2 Features and benefits The is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight 1-bit input-output

More information

Single dual-supply translating 2-input OR with strobe

Single dual-supply translating 2-input OR with strobe Rev. 1 10 October 2018 Product data sheet 1. General description The is a single dual-supply translating 2-input OR with strobe inputs. It features two data input pins (A, B), two strobe input pins (STRA,

More information

4-bit dual supply translating transceiver; 3-state

4-bit dual supply translating transceiver; 3-state Rev. 25 September 207 Product data sheet General description 2 Features and benefits The is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight -bit input-output

More information

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers. Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage

More information

The 74AXP1G04 is a single inverting buffer.

The 74AXP1G04 is a single inverting buffer. Rev. 1 25 August 2014 Product data sheet 1. General description The is a single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This

More information

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer Rev. 1 23 April 2018 Product data sheet 1 General description 2 Features and benefits The is a suitable for use in clock distribution. It has a data input (A), four data outputs (Yn) and an output enable

More information

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer

74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer Rev. 1 3 April 1 Product data sheet 1 General description Features and benefits The is a translating suitable for use in clock distribution. It has dual supplies (V CC(A) and V CC(B) ) for voltage translation.

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 2 16 September 2015 Product data sheet 1. General description The is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions

More information

74AVC20T245-Q General description. 2. Features and benefits

74AVC20T245-Q General description. 2. Features and benefits 20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 7 April 2016 Product data sheet 1. General description The is a 20 bit, dual supply transceiver that enables

More information

74AVC32T General description. 2. Features and benefits

74AVC32T General description. 2. Features and benefits 32-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 16 January 2013 Product data sheet 1. General description The is a 32-bit transceiver with bidirectional

More information

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74LVC1G125-Q100. Bus buffer/line driver; 3-state Rev. 2 8 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Rev. 4 8 December 2015 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC08 and 74HCT08. The provides a quad 2-input AND function.

More information

The 74AUP2G34 provides two low-power, low-voltage buffers.

The 74AUP2G34 provides two low-power, low-voltage buffers. Rev. 6 17 September 2015 Product data sheet 1. General description The provides two low-power, low-voltage buffers. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise

More information

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description The is a 1-of-2 non-inverting demultiplexer with a 3-state output. The

More information

Low-power dual Schmitt trigger inverter

Low-power dual Schmitt trigger inverter Rev. 1 9 October 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. It transforms slowly changing input signals into sharply defined, jitter-free output

More information

Bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state Rev. 12 2 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).

More information

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop. Rev. 2 12 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH

More information

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter. Rev. 1 22 August 2012 Product data sheet 1. General description The is a single buffer and single inverter. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall

More information

Dual supply buffer/line driver; 3-state

Dual supply buffer/line driver; 3-state Rev. 1 21 December 2015 Product data sheet 1. General description The is a dual supply non-inverting buffer/line driver with 3-state output. It features one input (A), an output (Y), an output enable input

More information

Octal bus transceiver; 3-state

Octal bus transceiver; 3-state Rev. 2 3 November 2016 Product data sheet 1. General description The is an 8-bit transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control.

More information

Low-power triple buffer with open-drain output

Low-power triple buffer with open-drain output Rev. 2 5 October 2016 Product data sheet 1. General description The is a triple non-inverting buffer with open-drain output. The output of the device is an open drain and can be connected to other open-drain

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 8 23 September 2015 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the

More information

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop. Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH

More information

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting Rev. 5 2 February 2016 Product data sheet 1. General description The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn causes the outputs

More information

Low-power dual supply buffer/line driver; 3-state

Low-power dual supply buffer/line driver; 3-state Rev. 2.1 23 July 2018 Product data sheet 1 General description 2 Features and benefits The is a high-performance, low-power, low-voltage, single-bit, dual supply buffer/line driver with outpuable circuitry.

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

Single supply translating buffer/line driver; 3-state

Single supply translating buffer/line driver; 3-state Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating buffer/line driver with 3-state output. The low threshold inputs

More information

7-stage binary ripple counter

7-stage binary ripple counter Rev. 9 28 April 2016 Product data sheet 1. General description The is a with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).

More information

2-input single supply translating NAND gate

2-input single supply translating NAND gate Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating 2-input NND gate. The low threshold inputs support 1.8 V input

More information

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate Rev. 4 31 August 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number Package The is a low-voltage Si-gate CMOS device

More information

Octal buffer/line driver; 3-state

Octal buffer/line driver; 3-state Rev. 4 1 March 2016 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC244 and 74HCT244. The is an octal non-inverting buffer/line

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting Rev. 3 9 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 14 15 December 2016 Product data sheet 1. General description The is a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE

More information

4-bit magnitude comparator

4-bit magnitude comparator Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than

More information

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state Rev. 6 1 February 2016 Product data sheet 1. General description The is a dual 4-bit multiplexer, each with four binary inputs (ni0 to ni3), an output enable input (noe) and shared select inputs (S0 and

More information

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC541; 74HCT541. Octal buffer/line driver; 3-state Rev. 4 3 March 2016 Product data sheet 1. General description 2. Features and benefits The is an octal non-inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1

More information

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state Rev. 2 16 March 2015 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output

More information

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC365; 74HCT365. Hex buffer/line driver; 3-state Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits The is a hex buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn

More information

Low-power buffer with voltage-level translator

Low-power buffer with voltage-level translator Rev. 1 28 November 2017 Product data sheet 1 General description 2 Features and benefits The provides the single buffer function. This device ensures a very low static and dynamic power consumption across

More information

74HC153-Q100; 74HCT153-Q100

74HC153-Q100; 74HCT153-Q100 Rev. 3 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each

More information

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption. Rev. 3 16 August 2013 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.

More information

74HC280; 74HCT bit odd/even parity generator/checker

74HC280; 74HCT bit odd/even parity generator/checker Rev. 3 15 September 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a 9-bit parity generator or checker. Both even and odd parity outputs are available.

More information

Low-power Schmitt trigger inverter

Low-power Schmitt trigger inverter Rev. 1 28 August 2014 Product data sheet 1. General description The is a single inverter with Schmitt trigger input. It transforms slowly changing input signals into sharply defined, jitter-free output

More information

74HC2G125; 74HCT2G125

74HC2G125; 74HCT2G125 Rev. 5 17 March 2014 Product data sheet 1. General description 2. Features and benefits The 74HC2G125; 74HC2G125 are dual buffer/line drivers with 3-state outputs controlled by the output enable inputs

More information

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer. Rev. 1 18 November 2013 Product data sheet 1. General description The provides the single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

More information

Low-power dual PCB configurable multiple function gate

Low-power dual PCB configurable multiple function gate Rev. 2 2 December 2015 Product data sheet 1. General description The is a dual configurable multiple function gate with Schmitt-trigger inputs. Each gate within the device can be configured as any of the

More information

74AVC20T General description. 2. Features and benefits

74AVC20T General description. 2. Features and benefits 20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 7 8 March 2012 Product data sheet 1. General description The is a 20-bit, dual supply transceiver that enables

More information

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter Rev. 1 30 January 2013 Product data sheet 1. General description The is a hex buffer with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V which enables the device to be used in HIGH-to-LOW

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output

More information

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate. Rev. 6 31 July 2012 Product data sheet 1. General description The provides a single 3-input EXCLUSIVE-OR gate. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall

More information

Dual supply configurable multiple function gate

Dual supply configurable multiple function gate Rev. 4 28 October 2016 Product data sheet 1. General description The is a dual supply configurable multiple function gate with Schmitt-trigger inputs. It features three inputs (A, B and C), an output (Y)

More information

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate Rev. 3 5 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current

More information

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC126; 74HCT126. Quad buffer/line driver; 3-state Rev. 3 22 September 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad buffer/line driver with 3-state outputs controlled by the output enable

More information

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.

More information

74HC132-Q100; 74HCT132-Q100

74HC132-Q100; 74HCT132-Q100 Rev. 3 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74HC107-Q100; 74HCT107-Q100

74HC107-Q100; 74HCT107-Q100 Rev. 2 26 January 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,

More information

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state Rev. 6 10 July 2012 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. Incorporates

More information

74HC151-Q100; 74HCT151-Q100

74HC151-Q100; 74HCT151-Q100 Rev. 2 11 February 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are 8-bit multiplexer with eight binary inputs (I0 to I7), three select inputs (S0

More information

Triple inverting Schmitt trigger with 5 V tolerant input

Triple inverting Schmitt trigger with 5 V tolerant input Rev. 14 15 December 2016 Product data sheet 1. General description The provides three inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

74HC1G125; 74HCT1G125

74HC1G125; 74HCT1G125 Rev. 6 6 September 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number 74HC1G125GW 74HCT1G125GW 74HC1G125GV 74HCT1G125GV

More information

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate Rev. 5 14 March 2018 Product data sheet 1 General description 2 Features 3 Ordering information Table 1. Ordering information Type number 74HC1G08GW 74HCT1G08GW 74HC1G08GV 74HCT1G08GV The is a single.

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

74HC30-Q100; 74HCT30-Q100

74HC30-Q100; 74HCT30-Q100 Rev. 1 30 January 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74ALVCH V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

74ALVCH V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state Rev. 5 9 July 2012 Product data sheet 1. General description The is 16-bit edge-triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus oriented applications.

More information

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function. Rev. 6 27 June 2012 Product data sheet 1. General description The provides the single 2-input NND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

More information

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter Rev. 3 5 October 207 Product data sheet General description 2 Features and benefits 3 Ordering information Table. Ordering information Type number Package The is a high-performance, low-power, low-voltage,

More information

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger Rev. 4 12 May 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are hex positive edge-triggered D-type flip-flops with individual data inputs (Dn) and

More information

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger Rev. 13 5 December 2016 Product data sheet 1. General description The is a single positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs,

More information

74AHC2G241; 74AHCT2G241

74AHC2G241; 74AHCT2G241 Rev. 3 13 May 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device. The is a dual non-inverting buffer/line driver with

More information

8-bit dual supply translating transceiver with configurable voltage translation; 3-state

8-bit dual supply translating transceiver with configurable voltage translation; 3-state 8-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 5 27 December 202 Product data sheet. General description The is an 8-bit, dual supply transceiver that enables

More information

74LVC823A-Q General description. 2. Features and benefits

74LVC823A-Q General description. 2. Features and benefits 9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state Rev. 1 15 September 2016 Product data sheet 1. General description The is a 9-bit D-type flip-flop with common clock

More information

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer Rev. 5 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each

More information

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G32-Q100; 74HCT1G32-Q100 Rev. 1 8 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G32-Q100 and 74HCT1G32-Q100 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

8-bit parallel-in/serial-out shift register

8-bit parallel-in/serial-out shift register Rev. 7 9 March 2016 Product data sheet 1. General description The is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When

More information

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state Rev. 5 17 November 2011 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications.

More information

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74LVC2G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger Rev. 11 15 December 2016 Product data sheet 1. General description The is a single positive-edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs,

More information

Low-power 2-input AND gate with open-drain

Low-power 2-input AND gate with open-drain Rev. 5 29 September 2017 Product data sheet 1 General description 2 Features and benefits The provides the single 2-input ND gate with an open-drain output. The output of the device is an open-drain and

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

Dual-supply voltage level translator/transceiver; 3-state

Dual-supply voltage level translator/transceiver; 3-state Rev. 7 24 ugust 2017 Product data sheet 1 General description 2 Features and benefits The is a single bit, dual supply transceiver with 3-state output that enables bidirectional level translation. It features

More information

74HC1G02-Q100; 74HCT1G02-Q100

74HC1G02-Q100; 74HCT1G02-Q100 Rev. 1 7 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G02-Q100 and 74HCT1G02-Q100 are high speed Si-gate CMOS devices. They provide a 2-input

More information

74HC109-Q100; 74HCT109-Q100

74HC109-Q100; 74HCT109-Q100 Rev. 1 28 September 2016 Product data sheet 1. General description The is a dual positive edge triggered JK flip-flop featuring individual nj and nk inputs. It has clock (ncp) inputs, set (nsd) and reset

More information

74HC2G08-Q100; 74HCT2G08-Q100

74HC2G08-Q100; 74HCT2G08-Q100 Rev. 1 11 November 2013 Product data sheet 1. General description The is a dual 2-input ND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to s in

More information

Octal bus transceiver; 3-state

Octal bus transceiver; 3-state Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive

More information

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger

74HC2G14; 74HCT2G14. Dual inverting Schmitt trigger Rev. 2 14 March 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface

More information

Hex inverter with open-drain outputs

Hex inverter with open-drain outputs Rev. 6 0 November 20 Product data sheet. General description The provides six inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low wired-or

More information

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 9 2 ugust 20 Product data sheet. General description 2. Features and benefits 3. Ordering information Table. Ordering information Type number Package The consists of four non-inverting buffers/line

More information

4-bit dual supply translating transceiver with configurable voltage translation; 3-state

4-bit dual supply translating transceiver with configurable voltage translation; 3-state 4-bit dual supply translating transceiver with configurable voltage translation; -state Rev. 5 7 December 205 Product data sheet. General description The is an 4-bit, dual supply transceiver that enables

More information

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger Rev. 6 20 November 2012 Product data sheet 1. General description The has eight edge-triggered D-type flip-flops with individual inputs (D) and outputs (Q). common clock input (CP) loads all flip-flops

More information

Low-power inverter with open-drain output

Low-power inverter with open-drain output Rev. 8 12 February 2018 Product data sheet 1 General description 2 Features and benefits The provides the single inverting buffer with open-drain output. The output of the device is an open drain and can

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 7 pril 203 Product data sheet. General description The consists of four non-inverting buffers/line drivers with 3-state outputs (ny) that are controlled by the output enable input (noe). HIGH at noe

More information

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate Rev. 5 8 October 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input ND gate. Inputs include clamp diodes. This enables the use of current

More information

74HC373-Q100; 74HCT373-Q100

74HC373-Q100; 74HCT373-Q100 Rev. 1 10 August 2012 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL. It is specified in compliance with JEDEC standard

More information