4-bit dual supply translating transceiver with configurable voltage translation; 3-state

Size: px
Start display at page:

Download "4-bit dual supply translating transceiver with configurable voltage translation; 3-state"

Transcription

1 4-bit dual supply translating transceiver with configurable voltage translation; -state Rev. 5 7 December 205 Product data sheet. General description The is an 4-bit, dual supply transceiver that enables bidirectional level translation. The device can be used as two 2-bit transceivers or as a 4-bit transceiver. It features four 2-bit input-output ports (nn and nbn), a direction control input (ndir), a output enable input (noe) and dual supply pins (V CC() and V CC(B) ). Both V CC() and V CC(B) can be supplied at any voltage between 0.8 V and.6 V making the device suitable for translating between any of the low voltage nodes (0.8 V,.2 V,.5 V,.8 V, 2.5 V and. V). Pins nn, noe and ndir are referenced to V CC() and pins nbn are referenced to V CC(B). HIGH on ndir allows transmission from nn to nbn and a LOW on ndir allows transmission from nbn to nn. The output enable input (noe) can be used to disable the outputs so the buses are effectively isolated. The device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing any damaging backflow current through the device when it is powered down. In suspend mode when either V CC() or V CC(B) are at GND level, both nn and nbn are in the high-impedance OFF-state. 2. Features and benefits Wide supply voltage range: V CC() : 0.8 V to.6 V V CC(B) : 0.8 V to.6 V Complies with JEDEC standards: JESD8-2 (0.8 V to. V) JESD8- (0.9 V to.65 V) JESD8-7 (.2 V to.95 V) JESD8-5 (.8 V to 2.7 V) JESD8-B (2.7 V to.6 V) ESD protection: HBM JESD22-4E Class B exceeds 8000 V MM JESD22-5- exceeds 200 V CDM JESD22-C0C exceeds 000 V Maximum data rates: 80 Mbit/s (.8 V to. V translation) 200 Mbit/s (. V to. V translation) 200 Mbit/s (. V to 2.5 V translation) 200 Mbit/s (. V to.8 V translation) 50 Mbit/s (. V to.5 V translation)

2 . Ordering information 00 Mbit/s (. V to.2 V translation) Suspend mode Latch-up performance exceeds 00 m per JESD 78 Class II Inputs accept voltages up to.6 V I OFF circuitry provides partial Power-down mode operation Multiple package options Specified from 40 C to+85 C and 40 C to+25 C Table. Type number 4. Marking Ordering information Package Temperature range Name Description Version D 40 C to+25 C SO6 plastic small outline package; 6 leads; body width.9 mm PW 40 C to +25 C TSSOP6 plastic thin shrink small outline package; 6 leads; body width 4.4 mm BQ 40 C to +25 C DHVQFN6 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 6 terminals; body mm GU 40 C to +25 C XQFN6 plastic, extremely thin quad flat package; no leads; 6 terminals; body mm SOT09- SOT40- SOT76- SOT6- Table 2. Marking codes Type number D PW BQ GU Marking code D VC4T245 C4T245 BT5 Product data sheet Rev. 5 7 December of 27

3 5. Functional diagram 2 0 B B2 2B 2B2 V CC() V CC(B) 5 OE 2OE 4 2 DIR 2DIR aak280 Pin numbers are shown for SO6, TSSOP6 and DHVQFN6 packages only. Fig. Logic symbol DIR OE B 2 B2 V CC() V CC(B) 00aak28 Fig 2. Logic diagram (one 2-bit transceiver) Product data sheet Rev. 5 7 December 205 of 27

4 6. Pinning information 6. Pinning V CC() 6 V CC(B) DIR 2 5 OE 2DIR 4 2OE V CC() 6 V CC(B) 4 B DIR 2 5 OE B2 2DIR 4 4 2OE B 2 6 2B B B B 2B2 GND 8 9 GND GND 8 9 GND 00aak28 00aak282 Fig. Pin configuration SOT09- (SO6) Fig 4. Pin configuration SOT40- (TSSOP6) terminal index area VCC() 6 VCC(B) DIR 2DIR OE 2OE terminal index area 6 2OE 5 B 4 B2 2B 4 B B2 OE 2 2B GND () 7 0 2B 2B2 V CC(B) 2 GND 8 9 V CC() 0 GND GND GND Transparent top view 00aak284 DIR () This is not a supply pin, the substrate is attached to this pad using conductive die attach material. There is no electrical or mechanical requirement to solder this pad however if it is soldered the solder land should remain floating or be connected to GND. 2DIR Transparent top view 00aan88 Fig 5. Pin configuration SOT76- (DHVQFN6) Fig 6. Pin configuration SOT6- (XQFN6) Product data sheet Rev. 5 7 December of 27

5 6.2 Pin description Table. Pin description Symbol Pin Description SOT09-, SOT40- SOT6- and SOT76- V CC() supply voltage (nn, noe and ndir inputs are referenced to V CC() ) DIR, 2DIR 2, 4, 5 direction control, 2 4, 5 6, 7 data input or output 2, 22 6, 7 8, 9 data input or output GND [] 8, 9 0, ground (0 V) 2B2, 2B 0, 2, data input or output B2, B 2, 4, 5 data input or output 2OE, OE 4, 5 6, output enable input (active LOW) V CC(B) 6 2 supply voltage B (nbn inputs are referenced to V CC(B) ) [] ll GND pins must be connected to ground (0 V). 7. Functional description Table 4. Function table [] Supply voltage Input Input/output [] V CC(), V CC(B) noe [2] ndir [2] nn [2] nbn [2] 0.8 V to.6 V L L nn = nbn input 0.8 V to.6 V L H input nbn = nn 0.8 V to.6 V H X Z Z GND [] X X Z Z [] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. [2] The nn, ndir and noe input circuit is referenced to V CC() ; The nbn input circuit is referenced to V CC(B). [] If at least one of V CC() or V CC(B) is at GND level, the device goes into suspend mode. Product data sheet Rev. 5 7 December of 27

6 8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 604). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC() supply voltage V V CC(B) supply voltage B V I IK input clamping current V I <0V 50 - m V I input voltage [] V I OK output clamping current V O <0V 50 - m V O output voltage ctive mode [][2][] 0.5 V CCO +0.5 V Suspend or -state mode [] V I O output current V O =0VtoV CCO [2] - 50 m I CC supply current per V CC() or V CC(B) pin - 00 m I GND ground current per GND pin 00 - m T stg storage temperature C P tot total power dissipation T amb = 40 C to +25 C SO6, TSSOP6 and DHVQFN6 [4] mw XQFN6 [5] mw [] The minimum input voltage ratings and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] V CCO is the supply voltage associated with the output port. [] V CCO V should not exceed 4.6 V. [4] For SO6 package: above 70 C derates linearly with 8 mw/k. For TSSOP6 package: above 60 C the value of P tot derates linearly at 5.5 mw/k. For DHVQFN6 package: above 60 C the value of P tot derates linearly at 4.5 mw/k. [5] For XQFN6 package: above C the value of P tot derates linearly with 4.5 mw/k. 9. Recommended operating conditions Table 6. Recommended operating conditions Symbol Parameter Conditions Min Max Unit V CC() supply voltage V V CC(B) supply voltage B V V I input voltage 0.6 V V O output voltage ctive mode [] 0 V CCO V Suspend or -state mode 0.6 V T amb ambient temperature C t/ V input transition rise and fall rate V CCI =0.8 V to.6 V [2] - 5 ns/v [] V CCO is the supply voltage associated with the output port. [2] V CCI is the supply voltage associated with the input port. Product data sheet Rev. 5 7 December of 27

7 0. Static characteristics Table 7. Typical static characteristics at T amb = 25 C [][2] t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OH HIGH-level output voltage V I = V IH or V IL V OL LOW-level output voltage V I = V IH or V IL I I input leakage current ndir, noe input; V I = 0 V or.6 V; V CC() =V CC(B) = 0.8 V to.6 V I OZ OFF-state output current or B port; V O =0 Vor V CCO ; V CC() =V CC(B) =.6V [] V CCO is the supply voltage associated with the output port. [2] V CCI is the supply voltage associated with the data input port. [] For I/O ports, the parameter I OZ includes the input leakage current. I O =.5 m; V CC() =V CC(B) = 0.8 V V I O =.5 m; V CC() =V CC(B) = 0.8 V V suspend mode port; V O =0VorV CCO ; V CC() =.6 V; V CC(B) =0V suspend mode B port; V O =0VorV CCO ; V CC() =0 V; V CC(B) =.6V I OFF power-off leakage current port; V I or V O = 0 V to.6 V; V CC() =0V;V CC(B) = 0.8 V to.6 V B port; V I or V O = 0 V to.6 V; V CC(B) =0V;V CC() = 0.8 V to.6 V C I input capacitance ndir, noe input; V I = 0 V or. V; V CC() =V CC(B) =.V C I/O input/output capacitance and B port; V O =. V or 0 V; V CC() =V CC(B) =.V [] [] [] pf pf Table 8. Static characteristics [][2] t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +25 C Unit Min Max Min Max V IH HIGH-level data input input voltage V CCI = 0.8 V 0.70V CCI V CCI - V V CCI =. V to.95 V 0.65V CCI V CCI - V V CCI = 2. V to 2.7 V V V CCI =.0 V to.6 V V ndir, noe input V CC() = 0.8 V 0.70V CC() V CC() - V V CC() =. V to.95 V 0.65V CC() V CC() - V V CC() = 2. V to 2.7 V V V CC() =.0 V to.6 V V Product data sheet Rev. 5 7 December of 27

8 Table 8. Static characteristics continued [][2] t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +25 C Unit Min Max Min Max V IL LOW-level data input input voltage V CCI = 0.8 V - 0.0V CCI - 0.0V CCI V V CCI =. V to.95 V - 0.5V CCI - 0.5V CCI V V CCI = 2. V to 2.7 V V V CCI =.0 V to.6 V V ndir, noe input V CC() = 0.8 V - 0.0V CC() - 0.0V CC() V V CC() =. V to.95 V - 0.5V CC() - 0.5V CC() V V CC() = 2. V to 2.7 V V V CC() =.0 V to.6 V V V OH HIGH-level V I = V IH or V IL output voltage I O = 00 ; V CCO 0. - V CCO 0. - V V CC() =V CC(B) = 0.8 V to.6 V I O = m; V V CC() =V CC(B) =.V I O = 6 m; V V CC() =V CC(B) =.4V I O = 8 m; V V CC() =V CC(B) =.65V I O = 9 m; V V CC() =V CC(B) =2.V I O = 2 m; V CC() =V CC(B) =.0V V V OL LOW-level V I = V IH or V IL output voltage I O = 00 ; V V CC() =V CC(B) = 0.8 V to.6 V I O = m; V V CC() =V CC(B) =.V I O = 6 m; V V CC() =V CC(B) =.4V I O = 8 m; V V CC() =V CC(B) =.65V I O = 9 m; V V CC() =V CC(B) =2.V I O = 2 m; V V CC() =V CC(B) =.0V I I input leakage current ndir, noe input; V I = 0 V or.6 V; V CC() =V CC(B) = 0.8 V to.6 V Product data sheet Rev. 5 7 December of 27

9 Table 8. Static characteristics continued [][2] t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +25 C Unit Min Max Min Max [] I OZ I OFF OFF-state output current power-off leakage current or B port; V O =0 Vor V CCO ; V CC() =V CC(B) =.6V suspend mode port; V O =0VorV CCO ; V CC() =.6 V; V CC(B) =0V suspend mode B port; V O =0VorV CCO ; V CC() =0 V; V CC(B) =.6V port; V I or V O = 0 V to.6 V; V CC() =0V; V CC(B) = 0.8 V to.6 V B port; V I or V O = 0 V to.6 V; V CC(B) =0V; V CC() = 0.8 V to.6 V [] V CCO is the supply voltage associated with the output port. [2] V CCI is the supply voltage associated with the data input port. [] For I/O ports, the parameter I OZ includes the input leakage current. [] [] I CC supply current port; V I = 0 V or V CCI ; I O = 0 V CC() = 0.8 V to.6 V; V CC(B) = 0.8 V to.6 V V CC() =. V to.6 V; V CC(B) =. V to.6 V V CC() =.6 V; V CC(B) = 0 V V CC() = 0 V; V CC(B) =.6 V B port; V I = 0 V or V CCI ; I O = 0 V CC() = 0.8 V to.6 V; V CC(B) = 0.8 V to.6 V V CC() =. V to.6 V; V CC(B) =. V to.6 V V CC() =.6 V; V CC(B) = 0 V V CC() = 0 V; V CC(B) =.6 V plus B port (I CC() + I CC(B) ); I O =0; V I =0 Vor V CCI ; V CC() = 0.8 V to.6 V; V CC(B) = 0.8 V to.6 V plus B port (I CC() + I CC(B) ); I O =0; V I =0 Vor V CCI ; V CC() =. V to.6 V; V CC(B) =. V to.6 V Product data sheet Rev. 5 7 December of 27

10 Table 9. Typical total supply current (I CC() + I CC(B) ) V CC() V CC(B) Unit 0 V 0.8 V.2 V.5 V.8 V 2.5 V. V 0 V V V V V V V Dynamic characteristics Table 0. Typical power dissipation capacitance at V CC() = V CC(B) and T amb = 25 C [][2] Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions V CC() = V CC(B) Unit 0.8 V.2 V.5 V.8 V 2.5 V. V C PD power dissipation capacitance [] C PD is used to determine the dynamic power dissipation (P D in W). P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = load capacitance in pf; V CC = supply voltage in V; port: (direction nn to nbn); output enabled port: (direction nn to nbn); output disabled port: (direction nbn to nn); output enabled port: (direction nbn to nn); output disabled B port: (direction nn to nbn); output enabled B port: (direction nn to nbn); output disabled B port: (direction nbn to nn); output enabled B port: (direction nbn to nn); output disabled N = number of inputs switching; (C L V 2 CC f o ) = sum of the outputs. [2] f i = 0 MHz; V I =GNDtoV CC ; t r = t f = ns; C L = 0 pf; R L = pf pf pf pf pf pf pf pf Product data sheet Rev. 5 7 December of 27

11 Table. Typical dynamic characteristics at V CC() = 0.8 V and T amb = 25 C [] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8 Symbol Parameter Conditions V CC(B) Unit 0.8 V.2 V.5 V.8 V 2.5 V. V t pd propagation delay nn to nbn ns nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns [] t pd is the same as t PLH and t PHL ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. Table 2. Typical dynamic characteristics at V CC(B) = 0.8 V and T amb = 25 C [] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8 Symbol Parameter Conditions V CC() Unit 0.8 V.2 V.5 V.8 V 2.5 V. V t pd propagation delay nn to nbn ns nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns [] t pd is the same as t PLH and t PHL ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. Product data sheet Rev. 5 7 December 205 of 27

12 Table. Dynamic characteristics for temperature range 40 C to +85 C [] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8. Symbol Parameter Conditions V CC(B) Unit.2 V 0. V.5 V 0. V.8 V 0.5 V 2.5 V 0.2 V. V 0. V Min Max Min Max Min Max Min Max Min Max V CC() =. V to. V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() =.4 V to.6 V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() =.65 V to.95 V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() = 2.V to 2.7V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() =.0V to.6v t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns [] t pd is the same as t PLH and t PHL ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. Product data sheet Rev. 5 7 December of 27

13 Table 4. Dynamic characteristics for temperature range 40 C to +25 C [] Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 9; for wave forms see Figure 7 and Figure 8 Symbol Parameter Conditions V CC(B) Unit.2 V 0. V.5 V 0. V.8 V 0.5 V 2.5 V 0.2 V. V 0. V Min Max Min Max Min Max Min Max Min Max V CC() =. V to. V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() =.4 V to.6 V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() =.65 V to.95 V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() = 2.V to 2.7V t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns V CC() =.0V to.6v t pd propagation nn to nbn ns delay nbn to nn ns t dis disable time noe to nn ns noe to nbn ns t en enable time noe to nn ns noe to nbn ns [] t pd is the same as t PLH and t PHL ; t dis is the same as t PLZ and t PHZ ; t en is the same as t PZL and t PZH. Product data sheet Rev. 5 7 December 205 of 27

14 2. Waveforms V I nn, nbn input V M GND t PHL t PLH V OH nbn, nn output V M V OL 00aak285 Fig 7. Measurement points are given in Table 5. V OL and V OH are typical output voltage levels that occur with the output load. The data input (nn, nbn) to output (nbn, nn) propagation delay times V I noe input V M GND t PLZ t PZL V CCO output LOW-to-OFF OFF-to-LOW V OL V X V M t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GND outputs enabled V Y outputs disabled V M outputs enabled 00aak286 Fig 8. Measurement points are given in Table 5. V OL and V OH are typical output voltage levels that occur with the output load. Enable and disable times Table 5. Measurement points Supply voltage Input [] Output [2] V CC(), V CC(B) V M V M V X V Y 0.8 V to.6 V 0.5V CCI 0.5V CCO V OL +0.V V OH 0. V.65 V to 2.7 V 0.5V CCI 0.5V CCO V OL +0.5V V OH 0.5 V.0 V to.6 V 0.5V CCI 0.5V CCO V OL +0.V V OH 0. V [] V CCI is the supply voltage associated with the data input port. [2] V CCO is the supply voltage associated with the output port. Product data sheet Rev. 5 7 December of 27

15 V I negative pulse 0 V 90 % V M 0 % t W V M t f t r t r t f V I positive pulse 0 V 0 % 90 % V M t W V M V EXT V CC G V I DUT V O RL RT CL RL 00aae Fig 9. Test data is given in Table 6. R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance. V EXT = External voltage for measuring switching times. Test circuit for measuring switching times Table 6. Test data Supply voltage Input Load V EXT V CC(), V CC(B) V [] I t/ V [2] C L R L t PLH, t PHL t PZH, t PHZ t PZL, t [] PLZ 0.8 V to.6 V V CCI.0ns/V 5pF 2k open GND 2V CCO.65 V to 2.7 V V CCI.0ns/V 5pF 2k open GND 2V CCO.0 V to.6 V V CCI.0ns/V 5pF 2k open GND 2V CCO [] V CCI is the supply voltage associated with the data input port. [2] dv/dt.0 V/ns [] V CCO is the supply voltage associated with the output port. Product data sheet Rev. 5 7 December of 27

16 . Typical propagation delay characteristics t pd (ns) aai476 () t pd (ns) aai477 () (2) () (4) (5) (6) 2 8 (2) () (4) (5) (6) C L (pf) C L (pf) a. Propagation delay ( to B); V CC() = 0.8 V b. Propagation delay ( to B); V CC(B) = 0.8 V () V CC(B) = 0.8 V. () V CC() = 0.8 V. (2) V CC(B) =.2 V. (2) V CC() =.2 V. () V CC(B) =.5 V. () V CC() =.5 V. (4) V CC(B) =.8 V. (4) V CC() =.8 V. (5) V CC(B) = 2.5 V. (5) V CC() = 2.5 V. (6) V CC(B) =. V. (6) V CC() =. V. Fig 0. Typical propagation delay versus load capacitance; T amb = 25 C Product data sheet Rev. 5 7 December of 27

17 7 00aai478 () 7 00aai49 t PLH (ns) t PHL (ns) () 5 (2) 5 () (2) (4) (5) () (4) (5) C L (pf) a. LOW to HIGH propagation delay ( to B); V CC() =.2 V C L (pf) b. HIGH to LOW propagation delay ( to B); V CC() =.2 V 7 00aai aai480 t PLH (ns) () t PHL (ns) 5 (2) 5 () () (2) (4) (5) () (4) (5) C L (pf) C L (pf) Fig. c. LOW to HIGH propagation delay ( to B); V CC() =.5 V () V CC(B) =.2 V. (2) V CC(B) =.5 V. () V CC(B) =.8 V. (4) V CC(B) = 2.5 V. (5) V CC(B) =. V. Typical propagation delay versus load capacitance; T amb = 25 C d. HIGH to LOW propagation delay ( to B); V CC() =.5 V Product data sheet Rev. 5 7 December of 27

18 7 00aai aai482 t PLH (ns) () t PHL (ns) 5 (2) 5 () () (2) (4) (5) () (4) (5) C L (pf) a. LOW to HIGH propagation delay ( to B); V CC() =.8 V C L (pf) b. HIGH to LOW propagation delay ( to B); V CC() =.8 V 7 00aai aai486 t PLH (ns) () t PHL (ns) 5 5 () (2) () (2) (4) (5) () (4) (5) C L (pf) C L (pf) Fig 2. c. LOW to HIGH propagation delay ( to B); V CC() = 2.5 V () V CC(B) =.2 V. (2) V CC(B) =.5 V. () V CC(B) =.8 V. (4) V CC(B) = 2.5 V. (5) V CC(B) =. V. Typical propagation delay versus load capacitance; T amb = 25 C d. HIGH to LOW propagation delay ( to B); V CC() = 2.5 V Product data sheet Rev. 5 7 December of 27

19 7 00aai aai484 t PLH (ns) () t PHL (ns) 5 5 () (2) () (4) (5) (2) () (4) (5) C L (pf) C L (pf) Fig. a. LOW to HIGH propagation delay ( to B); V CC() =. V () V CC(B) =.2 V. (2) V CC(B) =.5 V. () V CC(B) =.8 V. (4) V CC(B) = 2.5 V. (5) V CC(B) =. V. Typical propagation delay versus load capacitance; T amb = 25 C b. HIGH to LOW propagation delay ( to B); V CC() =. V Product data sheet Rev. 5 7 December of 27

20 4. Package outline SO6: plastic small outline package; 6 leads; body width.9 mm SOT09- D E X c y H E v M Z 6 9 Q 2 ( ) pin index θ L p 8 L e b p w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max b p c D () E () e H () E L L p Q v w y Z Note. Plastic or metal protrusions of 0.5 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT09-076E07 MS Fig 4. Package outline SOT09- (SO6) Product data sheet Rev. 5 7 December of 27

21 TSSOP6: plastic thin shrink small outline package; 6 leads; body width 4.4 mm SOT40- D E X c y H E v M Z 6 9 pin index 2 Q ( ) θ 8 e b p w M detail X L p L mm scale DIMENSIONS (mm are the original dimensions) UNIT 2 b p c D () E (2) e H () E L L p Q v w y Z max. mm θ o 8 o 0 Notes. Plastic or metal protrusions of 0.5 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT40- MO-5 EUROPEN PROJECTION ISSUE DTE Fig 5. Package outline SOT40- (TSSOP6) Product data sheet Rev. 5 7 December of 27

22 DHVQFN6: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 6 terminals; body 2.5 x.5 x 0.85 mm SOT76- D B E c terminal index area detail X terminal index area e e b 2 7 v M w M C C B y C C y L 8 E h e D h X mm scale DIMENSIONS (mm are the original dimensions) UNIT () max. b c D () D h E () Eh e e L v w y y mm Note. Plastic or metal protrusions of mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT MO EUROPEN PROJECTION ISSUE DTE Fig 6. Package outline SOT76- (DHVQFN6) Product data sheet Rev. 5 7 December of 27

23 XQFN6: plastic, extremely thin quad flat package; no leads; 6 terminals; body.80 x 2.60 x 0.50 mm SOT6- X D B terminal index area E detail X e e b 5 8 v w C C B y C C y L 4 9 e e 2 2 terminal index area 6 L Dimensions 0 2 mm scale Unit () b D E e e e 2 L L v w y y mm max nom min Note. Plastic or metal protrusions of mm maximum per side are not included sot6-_po Outline version References IEC JEDEC JEIT SOT European projection Issue date Fig 7. Package outline SOT6- (XQFN6) Product data sheet Rev. 5 7 December of 27

24 5. bbreviations Table 7. cronym CDM DUT ESD HBM MM bbreviations Description Charged Device Model Device Under Test ElectroStatic Discharge Human Body Model Machine Model 6. Revision history Table 8. Revision history Document ID Release date Data sheet status Change notice Supersedes v Product data sheet - v.4 Modifications: Table 5: conditions I CC and I GND changed (errata). v Product data sheet - v. Modifications: Legal pages updated. v Product data sheet - v.2 v Product data sheet - v. v Product data sheet - - Product data sheet Rev. 5 7 December of 27

25 7. Legal information 7. Data sheet status Document status [][2] Product status [] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 7. Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 604) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 5 7 December of 27

26 Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia s warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia s specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia s standard warranty and Nexperia s product specifications. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 7.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 8. Contact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nexperia.com Product data sheet Rev. 5 7 December of 27

27 9. Contents General description Features and benefits Ordering information Marking Functional diagram Pinning information Pinning Pin description Functional description Limiting values Recommended operating conditions Static characteristics Dynamic characteristics Waveforms Typical propagation delay characteristics Package outline bbreviations Revision history Legal information Data sheet status Definitions Disclaimers Trademarks Contact information Contents For more information, please visit: For sales office addresses, please send an to: salesaddresses@nexperia.com Date of release: 07 December 205

74AVC20T245-Q General description. 2. Features and benefits

74AVC20T245-Q General description. 2. Features and benefits 20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 7 April 2016 Product data sheet 1. General description The is a 20 bit, dual supply transceiver that enables

More information

74AVC32T General description. 2. Features and benefits

74AVC32T General description. 2. Features and benefits 32-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 1 16 January 2013 Product data sheet 1. General description The is a 32-bit transceiver with bidirectional

More information

74AVC20T General description. 2. Features and benefits

74AVC20T General description. 2. Features and benefits 20-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 7 8 March 2012 Product data sheet 1. General description The is a 20-bit, dual supply transceiver that enables

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state Rev. 1 25 September 2017 Product data sheet 1 General description 2 Features and benefits The is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight 1-bit input-output

More information

Hex inverter with open-drain outputs

Hex inverter with open-drain outputs Rev. 6 0 November 20 Product data sheet. General description The provides six inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low wired-or

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

4-bit dual supply translating transceiver; 3-state

4-bit dual supply translating transceiver; 3-state Rev. 25 September 207 Product data sheet General description 2 Features and benefits The is a 4-bit, dual supply transceiver that enables bidirectional level translation. It features eight -bit input-output

More information

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 7 pril 203 Product data sheet. General description The consists of four non-inverting buffers/line drivers with 3-state outputs (ny) that are controlled by the output enable input (noe). HIGH at noe

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output

More information

The 74LVC10A provides three 3-input NAND functions.

The 74LVC10A provides three 3-input NAND functions. Triple 3-input NND gate Rev. 5 7 November 20 Product data sheet. General description The provides three 3-input NND functions. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows

More information

Octal bus transceiver; 3-state

Octal bus transceiver; 3-state Rev. 02 7 January 2008 Product data sheet. General description 2. Features 3. Ordering information The is an octal transceiver featuring non-inverting 3-state bus compatible outputs in both send and receive

More information

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers. Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage

More information

Octal bus transceiver; 3-state

Octal bus transceiver; 3-state Rev. 2 3 November 2016 Product data sheet 1. General description The is an 8-bit transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control.

More information

4-bit dual-supply buffer/level translator; 3-state

4-bit dual-supply buffer/level translator; 3-state Rev. 1 18 December 017 Product data sheet 1 General description Features and benefits The is a -bit, dual-supply level translating buffer with -state outputs. It features four data inputs (An and B), four

More information

8-bit dual supply translating transceiver with configurable voltage translation; 3-state

8-bit dual supply translating transceiver with configurable voltage translation; 3-state 8-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 5 27 December 202 Product data sheet. General description The is an 8-bit, dual supply transceiver that enables

More information

74LVC07A-Q100. Hex buffer with open-drain outputs

74LVC07A-Q100. Hex buffer with open-drain outputs Rev. October 202 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low wired-or

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Rev. 4 8 December 2015 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC08 and 74HCT08. The provides a quad 2-input AND function.

More information

The 74AXP1G04 is a single inverting buffer.

The 74AXP1G04 is a single inverting buffer. Rev. 1 25 August 2014 Product data sheet 1. General description The is a single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This

More information

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter Rev. 1 30 January 2013 Product data sheet 1. General description The is a hex buffer with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V which enables the device to be used in HIGH-to-LOW

More information

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state Rev. 4 25 November 2011 Product data sheet 1. General description The is an octal non-inverting buffer/line driver with 5 V tolerant inputs

More information

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer. Rev. 1 18 November 2013 Product data sheet 1. General description The provides the single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output

More information

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74LVC1G125-Q100. Bus buffer/line driver; 3-state Rev. 2 8 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).

More information

The 74AUP2G34 provides two low-power, low-voltage buffers.

The 74AUP2G34 provides two low-power, low-voltage buffers. Rev. 6 17 September 2015 Product data sheet 1. General description The provides two low-power, low-voltage buffers. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise

More information

Dual supply buffer/line driver; 3-state

Dual supply buffer/line driver; 3-state Rev. 1 21 December 2015 Product data sheet 1. General description The is a dual supply non-inverting buffer/line driver with 3-state output. It features one input (A), an output (Y), an output enable input

More information

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate. Rev. 1 20 March 2013 Product data sheet 1. General description The is a triple 3-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators

More information

Bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state Rev. 12 2 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).

More information

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate. Rev. 6 31 July 2012 Product data sheet 1. General description The provides a single 3-input EXCLUSIVE-OR gate. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise and fall

More information

74HC30-Q100; 74HCT30-Q100

74HC30-Q100; 74HCT30-Q100 Rev. 1 30 January 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger Rev. 6 20 November 2012 Product data sheet 1. General description The has eight edge-triggered D-type flip-flops with individual inputs (D) and outputs (Q). common clock input (CP) loads all flip-flops

More information

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop. Rev. 2 12 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH

More information

Low-power triple buffer with open-drain output

Low-power triple buffer with open-drain output Rev. 2 5 October 2016 Product data sheet 1. General description The is a triple non-inverting buffer with open-drain output. The output of the device is an open drain and can be connected to other open-drain

More information

Single dual-supply translating 2-input OR with strobe

Single dual-supply translating 2-input OR with strobe Rev. 1 10 October 2018 Product data sheet 1. General description The is a single dual-supply translating 2-input OR with strobe inputs. It features two data input pins (A, B), two strobe input pins (STRA,

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 2 16 September 2015 Product data sheet 1. General description The is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions

More information

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter

74ALVC04. 1 General description. 2 Features and benefits. 3 Ordering information. Hex inverter Rev. 3 5 October 207 Product data sheet General description 2 Features and benefits 3 Ordering information Table. Ordering information Type number Package The is a high-performance, low-power, low-voltage,

More information

74LVC541A-Q100. Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74LVC541A-Q100. Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state Rev. 2 4 March 2013 Product data sheet 1. General description The is an octal non-inverting buffer/line driver with 5 V tolerant inputs

More information

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop. Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH

More information

The 74ABT125 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT125 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. 74BT25 Rev. 6 3 November 20 Product data sheet. General description The 74BT25 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive. The

More information

2-input single supply translating NAND gate

2-input single supply translating NAND gate Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating 2-input NND gate. The low threshold inputs support 1.8 V input

More information

4-bit dual-supply buffer/level translator; 3-state

4-bit dual-supply buffer/level translator; 3-state Rev. July 018 Product data sheet 1. General description. Features and benefits The is a -bit, dual-supply level translating buffer with -state outputs. It features four data inputs (An and B), four data

More information

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description The is a 1-of-2 non-inverting demultiplexer with a 3-state output. The

More information

Single supply translating buffer/line driver; 3-state

Single supply translating buffer/line driver; 3-state Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating buffer/line driver with 3-state output. The low threshold inputs

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 8 23 September 2015 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the

More information

Octal buffer/line driver; 3-state

Octal buffer/line driver; 3-state Rev. 4 1 March 2016 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC244 and 74HCT244. The is an octal non-inverting buffer/line

More information

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting Rev. 5 2 February 2016 Product data sheet 1. General description The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn causes the outputs

More information

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

74HC2G08-Q100; 74HCT2G08-Q100

74HC2G08-Q100; 74HCT2G08-Q100 Rev. 1 11 November 2013 Product data sheet 1. General description The is a dual 2-input ND gate. Inputs include clamp diodes that enable the use of current limiting resistors to interface inputs to s in

More information

74AVCH16T General description. 2. Features and benefits

74AVCH16T General description. 2. Features and benefits 16-bit dual supply translating transceiver with configurable voltage translation; 3-state Rev. 5 1 March 2012 Product data sheet 1. General description The is a 16-bit transceiver with bidirectional level

More information

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer Rev. 1 23 April 2018 Product data sheet 1 General description 2 Features and benefits The is a suitable for use in clock distribution. It has a data input (A), four data outputs (Yn) and an output enable

More information

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74LVC126A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state Rev. 9 2 ugust 20 Product data sheet. General description 2. Features and benefits 3. Ordering information Table. Ordering information Type number Package The consists of four non-inverting buffers/line

More information

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter. Rev. 1 22 August 2012 Product data sheet 1. General description The is a single buffer and single inverter. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall

More information

74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer

74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer Rev. 1 3 April 1 Product data sheet 1 General description Features and benefits The is a translating suitable for use in clock distribution. It has dual supplies (V CC(A) and V CC(B) ) for voltage translation.

More information

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate Rev. 5 8 October 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input ND gate. Inputs include clamp diodes. This enables the use of current

More information

4-bit magnitude comparator

4-bit magnitude comparator Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than

More information

Low-power dual Schmitt trigger inverter

Low-power dual Schmitt trigger inverter Rev. 1 9 October 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. It transforms slowly changing input signals into sharply defined, jitter-free output

More information

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state Rev. 2 16 March 2015 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.

More information

Low-power buffer/line driver; 3-state

Low-power buffer/line driver; 3-state Rev. 6 15 ugust 2012 Product data sheet 1. General description The provides a single non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).

More information

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting Rev. 3 9 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable

More information

74HC32-Q100; 74HCT32-Q100

74HC32-Q100; 74HCT32-Q100 Rev. 1 1 ugust 2012 Product data sheet 1. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages

More information

Low-power buffer with voltage-level translator

Low-power buffer with voltage-level translator Rev. 1 28 November 2017 Product data sheet 1 General description 2 Features and benefits The provides the single buffer function. This device ensures a very low static and dynamic power consumption across

More information

7-stage binary ripple counter

7-stage binary ripple counter Rev. 9 28 April 2016 Product data sheet 1. General description The is a with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).

More information

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device. Rev. 05 20 December 2007 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The has octal non-inverting buffer/line drivers with 3-state

More information

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G32-Q100; 74HCT1G32-Q100 Rev. 1 8 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G32-Q100 and 74HCT1G32-Q100 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

74AHC541-Q100; 74AHCT541-Q100

74AHC541-Q100; 74AHCT541-Q100 74HC541-Q100; 74HCT541-Q100 Rev. 1 6 June 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The are octal non-inverting buffer/line drivers with 3-state bus compatible

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

The 74LV32 provides a quad 2-input OR function.

The 74LV32 provides a quad 2-input OR function. Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.

More information

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function. Rev. 6 27 June 2012 Product data sheet 1. General description The provides the single 2-input NND function. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall

More information

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption. Rev. 3 16 August 2013 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.

More information

74AHC2G241; 74AHCT2G241

74AHC2G241; 74AHCT2G241 Rev. 3 13 May 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device. The is a dual non-inverting buffer/line driver with

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 14 15 December 2016 Product data sheet 1. General description The is a dual non-inverting buffer/line driver with 3-state outputs. The 3-state outputs are controlled by the output enable inputs 1OE

More information

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This

More information

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function. Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

74HC1G02-Q100; 74HCT1G02-Q100

74HC1G02-Q100; 74HCT1G02-Q100 Rev. 1 7 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G02-Q100 and 74HCT1G02-Q100 are high speed Si-gate CMOS devices. They provide a 2-input

More information

74AHC30-Q100; 74AHCT30-Q100

74AHC30-Q100; 74AHCT30-Q100 Rev. 1 20 November 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky

More information

74LVC8T245; 74LVCH8T245

74LVC8T245; 74LVCH8T245 Rev. 3 December 11 Product data sheet 1. General description The are -bit dual supply translating transceivers with 3-state outputs that enable bidirectional level translation. They feature two data input-output

More information

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state Rev. 6 1 February 2016 Product data sheet 1. General description The is a dual 4-bit multiplexer, each with four binary inputs (ni0 to ni3), an output enable input (noe) and shared select inputs (S0 and

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC541; 74HCT541. Octal buffer/line driver; 3-state Rev. 4 3 March 2016 Product data sheet 1. General description 2. Features and benefits The is an octal non-inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1

More information

74HC153-Q100; 74HCT153-Q100

74HC153-Q100; 74HCT153-Q100 Rev. 3 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

74HC2G125; 74HCT2G125

74HC2G125; 74HCT2G125 Rev. 5 17 March 2014 Product data sheet 1. General description 2. Features and benefits The 74HC2G125; 74HC2G125 are dual buffer/line drivers with 3-state outputs controlled by the output enable inputs

More information

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate

74LVC32A. 1. General description. 2. Features and benefits. 3. Ordering information. Quad 2-input OR gate Rev. 6 2 September 20 Product data sheet. General description 2. Features and benefits 3. Ordering information Table. Ordering information Type number Package The provides four 2-input OR gates. Inputs

More information

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC365; 74HCT365. Hex buffer/line driver; 3-state Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits The is a hex buffer/line driver with 3-state outputs controlled by the output enable inputs (OEn). A HIGH on OEn

More information

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86. Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

More information

74CBTLVD bit level-shifting bus switch with output enable

74CBTLVD bit level-shifting bus switch with output enable Rev. 4 14 December 2011 Product data sheet 1. General description The is a 10-bit 3.3 V to 1.8 V level translating bus switch with one output enable (OE) input. When OE is LOW, the switch is closed and

More information

Low-power dual supply translating buffer

Low-power dual supply translating buffer Rev. 5 4 September 2013 Product data sheet 1. General description The provides a single buffer with two separate supply voltages. Input is designed to track V CC(). Output Y is designed to track V CC(Y).

More information

The 74LVC2G32 provides a 2-input OR gate function.

The 74LVC2G32 provides a 2-input OR gate function. Rev. 11 8 pril 2013 Product data sheet 1. General description The provides a 2-input OR gate function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices

More information

Dual supply configurable multiple function gate

Dual supply configurable multiple function gate Rev. 4 28 October 2016 Product data sheet 1. General description The is a dual supply configurable multiple function gate with Schmitt-trigger inputs. It features three inputs (A, B and C), an output (Y)

More information

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device. Rev. 03 12 November 2007 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The are octal non-inverting buffer/line drivers with 3-state

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

Low-power 3-input AND gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate.

Low-power 3-input AND gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate. Rev. 4 3 ugust 2012 Product data sheet 1. General description The provides a low-power, low-voltage single 3-input ND gate. Schmitt trigger action at all inputs makes the circuit tolerant to slower input

More information

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate Rev. 5 14 March 2018 Product data sheet 1 General description 2 Features 3 Ordering information Table 1. Ordering information Type number 74HC1G08GW 74HCT1G08GW 74HC1G08GV 74HCT1G08GV The is a single.

More information

Low-power dual PCB configurable multiple function gate

Low-power dual PCB configurable multiple function gate Rev. 2 2 December 2015 Product data sheet 1. General description The is a dual configurable multiple function gate with Schmitt-trigger inputs. Each gate within the device can be configured as any of the

More information

Low-power 2-input AND gate with open-drain

Low-power 2-input AND gate with open-drain Rev. 5 29 September 2017 Product data sheet 1 General description 2 Features and benefits The provides the single 2-input ND gate with an open-drain output. The output of the device is an open-drain and

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information