ADDR9 OVER-RIDE SPEED OF THE PROCESSOR. THE CPLD RESET

Size: px

Start display at page:

Download "ADDR9 OVER-RIDE SPEED OF THE PROCESSOR. THE CPLD RESET"

Leslie Barber
5 years ago
Views:

1 PRT ONLY RQUIR IF IMPLMNTTION USS PROLMS OMMING OUT OF RST. LL OUPLING PITORS IN THIS SIGN R RMI MONOLITIH POXY IPP. 0.uF 0.uF 0.uF 0.uF 0.uF.0uF VSTY TPUH[0..] R ONTRST TPUH[0..] K-POT R[0..] U R[0..] T[0..] T[0..] TLK V R 0 MISO PQS0/MISO TLK TPUH MOSI PQS/MOSI TPUH 0 TPUH SK PQS/SK TPUH TPUH PS0 PQS/PS0/SS TPUH TPUH PS J PQS/PS TPUH TPUH /RST PS PQS/PS TPUH TPUH0 R0 ONTRST PS R R R R R PQS/PS TPUH0 TPUH TTL_TX_ /MS 0K 0K 0K 0K.K PQS/Tx TPUH TPUH T T TTL_RX_ Rx TPUH TPUH T 0 T0 SO IPIP/SO TPUH 0 TPUH T 0 T SI U IFTH/SI TPUH TPUH T T /KPT TS KPT/SLK TPUH TPUH TS TPUH TPUH FRZ L_ONN ( ROWS X 0.00 NTRS) FRZ/QUOT TPUH TPUH TPUH TPUH /RST /HLT RST TPUH TPUH0 0 HLT TPUH0 /RR RR 0 R0 R0 0 R ST S-0 (TO) PF/IRQ R R SLK PF/IRQ R R /SRST TH L USS TH MOIFI HIP SLT # (/MS) PF/IRQ R R IRQ J R R PF/IRQ R R WHIH IS RIV THROUGH STT MHIN IN TH IRQ 0K 0K PF/IRQ R R IRQ PL. THIS IS RQUIR FOR TH SLOW SS PF/IRQ R R IRQ PF/IRQ R R RQUIR Y TH VI THT IS SLOWR THN TH PF0/MOLK R 0 R OVR-RI SP OF TH PROSSOR. TH PL RST R R0 R0 R SSRTS SS ON TH FLLING G OF /S WHIH 0 R R P OS NOT GNRT SK. FTR WITING LOK P/SIZ R R P P/SIZ0 R R YLS, TH PL THN GNRTS TH /SK0 LIN P/S R R P TO TRMINT TH US YL. P/RM R R U P/V R R P/SK R R SK0 P0/SK0 R N VSYN XF S 0 VSYN T 0.uF XTL XTL T T OUT XTL T T XT_LK LKOUT T T.0MHz T T /S0 /SOOT SOOT T T0 /S R/S0 T0 T /S G/S T 00 T /S GK/S T 0 T /S P0/F0/S T 0 T /S 0 P/F/S T 0 T P/F/S T 0 T /S P/R/S T 0 T /S P/R0/S T 0 T /S P/R/S T 0 T /S0 P/R/S T T0 /S[0..0] R/S0 T0 /S[0..0] GN GN VSS V VSS V VSS V VSS V VSS V 0 0 VSS V VSS V VSS V VSS V VSS0 V0 0 VSS V 0 VSS V 0 VSS V VSS VSS VSTY M_PKG R PU_&_L Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

2 JP 0 SRN SRN SRN SRN SRN SRN SRN SRN SRN0 SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN SRN0 SRN SRN SRN SRN JP 0 R - L HR PINS L SRN NOT PINS & R STRIGHT THROUGH WHIL - R SWPP IN PIRS L_L_WIRING_IGRM Size ocument Number Rev M_0 P ate: Tuesday, July, 000 Sheet of

3 J J J J MISO MISO MISO MISO MOSI MOSI MOSI MOSI SK SK SK SK PS PS PS0 PS P P QSM0 (0.00 HR ) QSM (0.00 HR ) IRQ IRQ QSM (0.00 HR ) QSM (0.00 HR ) S pin dip socket R0 0K R 0K +V Y XTL_. khz XTL_ U T X SLK X RST S0 ST SLK /SRST SPI_INTRF_ONNTORS Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

4 S S S S T[0..] x 0 sip socket cut pins T[0..] x 0 sip socket cut pins x 0 sip socket cut pins x 0 sip socket cut pins R[0..] R[0..] +V +V U U U U R T R T0 R0 T R0 T R 0 IO_0 T R 0 IO_0 T R 0 IO_0 T R 0 O T R 0 IO_ T0 R 0 IO_ T R 0 IO_ T0 R 0 O T0 R IO_ T R IO_ T R IO_ T R O T R IO_ T R IO_ T R IO_ T R O T R IO_ T R IO_ T R IO_ T R O T R IO_ 0 T R IO_ 0 T R IO_ 0 T R O 0 T R IO_ T R IO_ T R IO_ T R O T R IO_ R IO_ R IO_ R O R0 R0 R R R R R0 R0 R 0 R 0 R 0 R 0 R R R R R +V R +V R R R R R R R R R R R R R 0 R R 0.uF R 0.uF R 0 0.uF R 0 0 R 0 R /ROM_S W W W O /M_RM S /FLSH_S O O O PGM VPP /M_RM S GN Y_Kx This Part rosses to the Hyndai Part HY00 OR Make sure to order LL parts if taking advantage of the battery backup RM option. GN Y_Kx GN mf00 GN TMS00 J J J /S /S0 /SOOT J0 /ROM_S R0 /RM S /RM_0_S /S SW_R0- /SOOT /SOOT /SOOT R 0.00 HR 0.00 HR 0.00 HR 0.00 HR J JUMPR TWN PNS (-) JUMPR TWN PNS (-) LLOWS /SOOT LLOWS FOR NORML US OF RM FOR NORML US OF RM (-) LLOWS /FLSH_S /S (-) LLOWS FOR OOT FROM RM FOR OOT FROM RM WITH TH US OF WITH TH US OF TTRY TTRY KUP HR KUP. US THIS ON FOR IT OOT, WITH HNG TO PL. JUMPR TWN PNS (-) LLOWS FOR INSRTION OF SINGL YT WI RM, WHIL JUMR TWN PINS (-) IS FOR IT (X) RM HIP SYSTM /S[0..0] /S[0..0] S +V S T RM_TT_IN(0.00 HR ) VT_IN VT_IN + T TTRY U VT VT GN i O _IN O TOL pin dip socket /M_RM S MX0P or S0 VT_IN VT_IN U0 VT VT GN i O _IN O TOL pin dip socket MX0P or S0 /M_RM S TTRY_KUP & MMORY Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

5 S P+ F OS P+ LV P- OUT 0uF V P- MX0 OR M0N OR IL0P V 0uF V /" ORNR MOUNTNG HOLS WRNING! The processor subsection has no tollerance for negative biased voltages. Unless specfically using V to power op-amps for the or to provide contrast for the L, it is recomended that the MX0 and associated capicitors not be populated to provide protection from accidental shorting to data, address or other voltage sensitive lines. ONNT JUMPR TO SUPPLY MOTORS FROM SYSTM POWR, RMOV IT IF SPRT MOTOR POWR SUPPLY IS US. THIS JUMPR MUST RMOV IF N XTRNL TTRY/POWR SUPPLY WILL US TO PROVI POWR TO V_MOTOR. V_MOTOR J J +V +V VSYN JUMPR N00 MOTOR_POWR +VIN N00 VIN_RT uF-v 0.uF U pin dip socket TP MOUNT_HOL TP MOUNT_HOL GN J TP MOUNT_HOL TP MOUNT_HOL J PIN_POWR_ONN U LM0T VIN GN PIN_POWR_ONN VOUT 00uF-v VSS GN 0V ROMN SUSTITUTION IS TH POWRTRNS PT0 INITIL TSTING WITH PROTOTYP OR, URRNT RWS OF ONLY V WR RLIZ LLOWING TH SYSTM TO RUN WITHOUT HTSINK ON LINR RGULTOR. POWR_SUPPLY Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

6 +V T[0..] T[0..] 0V 0.uF S V J 0.00 HR J 0.00 HR J 0.00 HR IRQ R 0K T T T0 T T T T T 0 U 0/M0 /M /M /M /M NLOG0 NLOG NLOG NLOG NLOG NLOG NLOG NLOG THS R GROUP TOGTHR ON P TO PROVI POWR FOR XTRNL NLOG MPLIFIRS +V 0.00 HR INTR /S[0..0] WR VRF /S[0..0] NOT: LTHOUGH NGTIV /S R S GN SUPPLY (V) IS PRSNT TWO 0_PL 0V GN pin PL THROUGH HOL SOKT H H H H H H H H 0 J POWR UL RIL OP-MPS, TH INPUTS TO TO ONVRTR R SINGL N. IF MSURING NGTIV SIGNLS YOU MUST ) RTIFY THM N ORRT IN SOFTWR, OR ) IF THY R PURLY NGTIV US N INVRTING OP-MP. NLOG IGITL Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

7 S0 pin plcc through hole J0 J J P0 P U P P T[0..] P T[0..] T P0 P T IO_0 IO_ P P T0 IO_ IO_ P P T IO_ IO_ 0 P T IO_ IO_ P 0.00 HR 0.00 HR 0.00 HR T 0 IO_ IO_0 P T IO_ IO_ P T IO_ IO_ P J J J R[0..] IO_ IO_ P0 P0 R[0..] R0 IO_ IO_ P P /S[0..0] R IO_ IO_ P P /S[0..0] /S IO_0 IO_ P P IO_ IO_ P P P TPUH[0..] 0 IO_ IO_ P P TPUH[0..] TPUH0 IRQ IO_ IO_ P P FK IO_ IO_0 0 P P IO_ IO_ XT_LK IN/GO ISPN Y0 SI/IN0 Y/RST MO/IN S0/IN SLK/Y GN GN /ISPN SI MO SO SLK 0.00 HR 0.00 HR 0.00 HR ISPLSI0_PL J XT_Y_IN 0.00 HR SWITH_Y TPUH J 0.00 HR J SO SI /ISPN MO 0.uF SLK ISP_ON (0.00 HR ) PRHIPRL_INTRF_PTR Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

8 RS_PULLUP S R 0K R 0K U 0 pin dip socket TTL_TX_ TIN N N TOUT MX_dip TX_ GN GN TIN TOUT RX_ TTL_RX_ ROUT RIN P 0 ROUT RIN + SR_PU 0 V- + SR_PU V- + V- - - V+ 0 - short nose FML _INTF Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

9 R[0..] R[0..] /S[0..0] /S[0..0] /S /S0 /S R R R R R R R R0 T T T T T IRQ J R R R R R R R R R R R R0 T T T0 LSO ROMN FOR US WITH THIS OR R.00" NON-POLRIZ ONNTOR HOUSINGS N RIP PINS IN, & PIN RRNGMNTS N SHORTING LOKS HR X PIN ONNTORS SHORTING LOKS PIN ONNTORS 0 PIN ONNTORS FML ONNTOR PINS (WG) T[0..] T[0..] TPUH[0..] TPUH[0..] V_MOTOR V_MOTOR J J TPUH0 TPUH 0.00 HR 0.00 HR TPUH TPUH V_SW TPUH TPUH TPUH TPUH TPUH TPUH 0.00 HR TPUH TPUH0 TPUH TPUH TPUH TPUH 0 0 HR X TLK /RST J0 These two power connectos are place across from the TPU lines fo facilliate connection to servos, encoders etc... When used with servos or higher current devices switch the jumper to V_Motor and supply and external voltage to drive them J VRTIL_STKING_INTF_USS Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

10 0.uF 0.uF S T[0..] /S[0..0] T[0..] /S[0..0] /RST /MS SK0 T0 T T T /S 0 0 IO_0 IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_0 IO_ IO_ IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ VL LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ STRO UTOF RROR SL_INP OUT_PPR /RR /KPT KNOWLG FRZ SO IO_ IO_0 0 IT_OOT L_GN IO_ IO_ GO_FK /ISPN OUT_PPR IN/GO ISPN SI XT_LK LOGI_LOK Y0 SI/IN0 MO Y/RST MO/IN SO R S0/IN SLK P_PRLLL_PORT SLK/Y 00 GN GN U IO_ IO_ IO_ IO_ IO_0 IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ IO_ pin plcc through hole socket 0 ISPLSI0_PL J JUMPR VL SI R 0K L RS P 0 0 STRO UTOF RROR RS SL_INP L_GN L HRNS TO WIR ONNTOR FROM PRLLL PORT TO M ONNTOR. NOT THIS IS NOT TH STNR MOTOROL M INTR S W HV UILT LL OF TH RQUIR ONVRSION LOGI INTO THIS OR RTHR THN SUPPLYING SPRT M INTRF OR. KNOWLG N J PSUO_M(0.00 HR ) IF INSTLL, TH IT OOT JUMPR LLOWS TH SYSTM TO OOT FROM SINGL IT RM, TH PROM, OR TH FLSH. IF RMOV /SOOT IS ITS WI TO OOT FROM TWO IT RMS. L_GN TH TWO ONNTIONS OV R M ON TH OR IN SYSTM PROGRMMING HR RMOV PIN # FOR KY PLUG NO P ON P FOR PIN HR J SO SI /ISPN MO SLK 0.uF LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_IO_ LOGI_LOK J J 0.00 HR 0.00 HR 0.00 HR ISP_ON(0.00 HR ) J M_&_ISP Size ocument Number Rev M 0.SN P ate: Tuesday, May 0, 000 Sheet of

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf