SEMICONDUCTOR TECHNICAL DATA
|
|
|
- Daniel Snow
- 5 years ago
- Views:
Transcription
1 EIODUTOR TEHIL DT Order this document by PX5700/D The PX5700 series piezoresistive transducer is a state of the art monolithic silicon pressure sensor designed for a wide range of applications, but particularly those employing a microcontroller or microprocessor with /D inputs. This patented, single element transducer combines advanced micromachining techniques, thin film metallization, and bipolar processing to provide an accurate, high level analog output signal that is proportional to the applied pressure. eatures 2.5% aximum Error over 0 to 85 Ideally uited for icroprocessor or icrocontroller ased ystems vailable in Differential and auge onfigurations Patented ilicon hear tress train auge Durable Epoxy Unibody Element ITERTED PREURE EOR 0 to 700 kpa (0 to psi) 0.2 to 4.7 V OUTPUT I HIP RRIER ELEET E , TYLE 1 V 3 X ducer EI ELEET THI IL TEPERTURE OPETIO D I TE #1 I TE #2 D ROUD REEREE HIT IRUITRY 1 Vout DIERETIL PORT OPTIO E , TYLE 1 XIU RTI(1) 2 D PI 4, 5 D 6 RE O OET igure 1. ully Integrated Pressure ensor chematic Parametrics ymbol Value Unit Overpressure (P2 1 tmosphere) P1max 2800 kpa urst Pressure (P2 1 tmosphere) P1burst 5000 kpa torage Temperature Tstg 40 to +125 Operating Temperature T 40 to T = 25 unless otherwise noted. aximum Ratings apply to ase only. 2. Extended exposure at the specified limits may cause permanent damage or degradation to the device. 3. This sensor is designed for applications where P1 is always greater than, or equal to P2. PI UER 1 Vout 4 / 2 nd 5 / 3 V 6 / OTE: Pins 4, 5, and 6 are internal device connections. Do not connect to external circuitry or ground. Pin 1 is noted by the notch in the Lead. enseon and X ducer are trademarks of otorola, Inc. REV 2 otorola ensor Device Data otorola, Inc
2 OPERTI HRTERITI (V = 5.0 Vdc, T = 25 unless otherwise noted, P1 > P2) haracteristic ymbol in Typ ax Unit Pressure Range(1) POP kpa upply Voltage(2) V Vdc upply urrent Io mdc Zero Pressure Offset(3) (0 to 85 ) Voff Vdc ull cale Output(4) (0 to 85 ) VO Vdc ull cale pan(5) (0 to 85 ) V 4.5 Vdc ccuracy(6) (0 to 85 ) ± 2.5 %V ensitivity V/P 6.4 mv/kpa Response Time(7) tr 1.0 ms Output ource urrent at ull cale Output IO+ 0.1 mdc Warm Up Time(8) 20 ms Decoupling circuit shown in igure 4 required to meet electrical specifications. EHIL HRTERITI haracteristic ymbol in Typ ax Unit Weight, asic Element (ase 867) 4.0 rams avity Volume 0.01 I3 Volumetric Displacement I kpa (kilopascal) equals psi. 2. Device is ratiometric within this specified excitation range. 3. Offset (Voff) is defined as the output voltage at the minimum rated pressure. 4. ull cale Output (VO) is defined as the output voltage at the maximum or full rated pressure. 5. ull cale pan (V) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure. 6. ccuracy (error budget) consists of the following: Linearity: Output deviation from a straight line relationship with pressure over the specified pressure range. Temperature Hysteresis: Output deviation at any temperature within the operating temperature range, after the temperature is cycled to and from the minimum or maximum operating temperature points, with zero differential pressure applied. Pressure Hysteresis: Output deviation at any pressure within the specified range, when this pressure is cycled to and from the minimum or maximum rated pressure, at 25. Tcpan: Output deviation over the temperature range of 0 to 85, relative to 25. TcOffset: Output deviation with minimum rated pressure applied, over the temperature range of 0 to 85, relative to 25. Variation from ominal: The variation from nominal values, for Offset or ull cale pan, as a percent of V, at Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure. 8. Warm up is defined as the time required for the device to meet the specified output voltage after the pressure has been stabilized. 9. P2 max is 500 kpa. 2 otorola ensor Device Data
3 O HIP TEPERTURE OPETIO, LIRTIO D IL ODITIOI igure 3 illustrates both the Differential/auge and the bsolute ensing hip in the basic chip carrier (ase 867). fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the sensor diaphragm. (or use of the PX5700D in a high pressure, cyclic application, consult the factory.) The PX5700 series pressure sensor operating characteristics, and internal reliability and qualification tests are based on use of dry air as the pressure media. edia, other than dry air, may have adverse effects on sensor performance and long term reliability. ontact the factory for information regarding media compatibility in your application. igure 4 shows a typical decoupling circuit for interfacing the sensor to the /D input of a microprocessor. Proper decoupling of the power supply is recommended. igure 2 shows the sensor output signal relative to pressure input. Typical, minimum, and maximum output curves are shown for operation over a temperature range of 0 to 85 using the decoupling circuit below. (The output will saturate outside of the specified pressure range.) OUTPUT (V) TRER UTIO: Vout = V*( *P+0.04) ± ERROR V = 5.0 Vdc TEP = 0 to 85 X I TYPIL DIERETIL PREURE (kpa) igure 2. Output versus Pressure Differential WIRE OD LED RE LUORO ILIOE DIE OT DIE TILE TEEL ETL OVER ÉÉ P1 ÉÉ ÉÉÉ ÉÉÉ ÉÉÉ ÉÉÉÉ ÉÉÉÉÉÉÉÉÉÉ P2 EPOXY E igure 3. ross ectional Diagram (ot to cale) RTV DIE OD PX5700 OUTPUT (PI 1) 50 p 51 k /D µ PROEOR igure 4. Typical Decoupling ilter for ensor to icroprocessor Interface otorola ensor Device Data 3
4 PREURE (P1)/VUU (P2) IDE IDETIITIO TLE otorola designates the two sides of the pressure sensor as the Pressure (P1) side and the Vacuum (P2) side. The Pressure (P1) side is the side containing fluoro silicone gel which protects the die from harsh media. The otorola PX pressure sensor is designed to operate with positive differential pressure applied, P1 > P2. The Pressure (P1) side may be identified by using the table below: Part umber ase Type Pressure (P1) ide Identifier PX5700D tainless teel ap PX5700DP ide with Part arking PX5700P ide with Port ttached PX E 03 ide with Port ttached PX5700X ide with Port ttached ORDERI IORTIO The PX5700 pressure sensor is available in differential and gauge configurations. Devices are available in the basic element package or with pressure port fittings that provide printed circuit board mounting ease and barbed hose pressure connections. PX eries Device Type Options ase Type Order umber Device arking asic Element Differential PX5700D PX5700D Ported Elements Differential Dual Ports PX5700DP PX5700DP auge PX5700P PX5700P auge, xial 867E 03 PX5700 PX5700D auge, xial P ount PX5700X PX5700D 4 otorola ensor Device Data
5 PKE DIEIO R POITIVE PREURE (P1) 1. DIEIOI D TOLERI PER I Y14.5, OTROLLI DIEIO: IH. 3. DIEIO I ILUIVE O THE OLD TOP RI. OLD TOP RI OT TO EXEED (0.630). ETI PLE PI 1 T L (0.005) T IHE ILLIETER DI I X I X D L O 30 O R E IUE PI 1. VOUT 2. ROUD 3. V 6. VEX I ELEET (, D) T R ETI PLE PI 1 P 0.25 (0.010) T Q V U L E IUE E PORT #1 POITIVE PREURE (P1) Q K 0.13 (0.005) T P Q 1. DIEIOI D TOLERI PER I Y14.5, OTROLLI DIEIO: IH. IHE ILLIETER DI I X I X D K L P Q R U V PI 1. V OUT 2. ROUD 3. V 6. V EX PREURE IDE PORTED (P, P) otorola ensor Device Data 5
6 PKE DIEIO OTIUED PORT #1 POITIVE PREURE (P1) PORT #2 VUU (P2) X ETI PLE T T P 0.25 (0.010) T Q R ETI PLE PI U W L V E IUE PORT #2 VUU (P2) PORT #1 POITIVE PREURE (P1) Q 0.13 (0.005) K 1. DIEIOI D TOLERI PER I Y14.5, OTROLLI DIEIO: IH. IHE ILLIETER DI I X I X D K L P Q R U V W X PI 1. V OUT 2. ROUD 3. V 6. V EX PREURE D VUU IDE PORTED (DP) 1. DIEIOI D TOLERI PER I Y14.5, OTROLLI DIEIO: IH. V PORT #1 POITIVE PREURE (P1) E T K E 867E 03 IUE D PI (0.005) T IHE ILLIETER DI I X I X D E K V PI 1. V OUT 2. ROUD 3. V 6. V EX PREURE IDE PORTED (, ) 6 otorola ensor Device Data
7 PKE DIEIO OTIUED E T U Q 1. DIEIOI D TOLERI PER I Y14.5, OTROLLI DIEIO: IH. V PORT #1 POITIVE PREURE (P1) P 0.25 (0.010) T 0.13 (0.005) T P Q Q K PI 1 R IHE ILLIETER DI I X I X D E K P Q R U V E IUE D PI 1. V OUT 2. ROUD 3. V 6. V EX PREURE IDE PORTED (X, X) otorola ensor Device Data 7
8 otorola reserves the right to make changes without further notice to any products herein. otorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does otorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters which may be provided in otorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. ll operating parameters, including Typicals must be validated for each customer application by customer s technical experts. otorola does not convey any license under its patent rights nor the rights of others. otorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the otorola product could create a situation where personal injury or death may occur. hould uyer purchase or use otorola products for any such unintended or unauthorized application, uyer shall indemnify and hold otorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that otorola was negligent regarding the design or manufacture of the part. otorola and are registered trademarks of otorola, Inc. otorola, Inc. is an Equal Opportunity/ffirmative ction Employer. fax is a trademark of otorola, Inc. How to reach us: U / EUROPE / Locations ot Listed: otorola Literature Distribution; P: ippon otorola Ltd.; Tatsumi PD LD, 6 eibu utsuryu enter, P.O. ox 5405, Denver, olorado or Tatsumi Koto Ku, Tokyo 135, apan fax : RX0@ .sps.mot.com TOUHTOE I/PII: otorola emiconductors H.K. Ltd.; 8 Tai Ping Industrial Park, U & anada OLY Ting Kok Road, Tai Po,.T., Hong Kong ITERET: 8 otorola ensor Device PX5700/D Data
9 This datasheet has been download from: Datasheets for electronics components.
Integrated Silicon Pressure Sensor Altimeter/Barometer Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated
reescale emiconductor Technical Data Integrated ilicon Pressure ensor ltimeter/arometer Pressure ensor On-hip ignal onditioned, Temperature ompensated and alibrated The PX4115 series is designed to sense
Freescale Semiconductor. Integrated Silicon Pressure Sensor On-Chip Signal Conditioned, Temperature Compensated and Calibrated MPX5700.
reescale emiconductor Integrated ilicon Pressure ensor On-hip ignal onditioned, Temperature ompensated and alibrated The series piezoresistive transducer is a state-of-the-art monolithic silicon pressure
MPX2200 SERIES. Freescale Semiconductor Technical Data MPX2200. Rev 11, 12/2006 UNIBODY PACKAGES
reescale emiconductor Technical Data 200 kpa On-Chip Temperature Compensated & Calibrated Pressure The series device is a silicon piezoresistive pressure sensor providing a highly accurate and linear voltage
200 kpa On-Chip Temperature. Compensated Silicon Pressure Sensors. MPX2200 Series. Pressure. Application Examples. Features. MPX2200 Rev 13, 10/2008
Pressure Rev 13, 10/2008 200 kpa On-Chip Temperature + Compensated ilicon Pressure The series devices are silicon piezoresistive pressure sensor providing a highly accurate and linear voltage output directly
10 kpa On-Chip Temperature Compensated & Calibrated Silicon Pressure Sensors
Freescale Semiconductor Technical Data 10 kpa On-Chip Temperature Compensated & Calibrated Silicon Pressure The /MPXV2010G series silicon piezoresistive pressure sensors provide a very accurate and linear
SEMICONDUCTOR TECHNICAL DATA
EIONDUTOR TEHNIL DT The 10102 is a quad 2 input NOR gate. The 10102 provides one gate with OR/NOR outputs. PD = 25 mw typ/gate (No Load) tpd = ns typ tr, tf = ns typ (20% 0%) L UIX ERI PE E 620 10 LOI
Operating Characteristics Table 1. Operating Characteristics (V S = 3.0 Vdc, T A = 25 C unless otherwise noted, P1 > P2) Characteristic Symbol Min Typ
Freescale Semiconductor Pressure Rev 14, 10/2008 + 10 kpa Uncompensated Silicon Pressure Sensors The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output, directly
SEMICONDUCTOR TECHNICAL DATA
EIONDUTOR TEHNIL DT The 101 is designed to drive up to six transmission lines simul taneously. The multiple outputs of this device also allow the wire OR ing of several levels of gating for minimization
Low Pressure Sensor Amplified Analog Output SM6295-BCM-S
Low Pressure Sensor Amplified Analog Output SM6295-BCM-S-040-000 FEATURES Pressure range from 0 to 40 cmh 2 O 5.0 V operation Amplified analog output (10 to 90%Vdd) Compensated temperature range: 0 to
High Performance Silicon Gate CMOS
SEIODUTOR TEHI DT High Performance Silicon ate OS The 54/74H02 is identical in pinout to the S02. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible with
ORDERING INFORMATION # of Ports Pressure Type Option Device Name
Freescale Semiconductor Integrated Silicon Pressure Sensor + On-Chip Signal Conditioned, Temperature Compensated and Calibrated The series piezoresistive transducers are state-of-the-art monolithic silicon
Freescale Semiconductor. 100 kpa On-Chip Temperature Compensated Silicon Pressure Sensors. MPX2102 Series. Pressure. Application Examples.
Freescale Semiconductor 100 kpa On-Chip Temperature Compensated Silicon Pressure The series devices are silicon piezoresistive pressure sensors providing a highly accurate and linear voltage output directly
ORDERING INFORMATION. # of Ports Pressure Type No. None Single Dual Gauge Differential Absolute
Freescale Semiconductor 200 kpa On-Chip Temperature + Compensated Silicon Pressure The devices series are silicon piezoresistive pressure sensor providing a highly accurate and linear voltage output directly
OEM Silicon Pressure Die
OEM Silicon Pressure Die SM9520 Series FEATURES High volume, cost effective Gauge configuration Constant current or constant voltage drive Millivolt output Available in 0.15, 0.60 & 1.50 PSIG full-scale
SN74LS157MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected
Medium Pressure Sensor Analog Output
Medium Pressure Sensor Analog Output SM6844-015-A-B-5-S FEATURES Analog pressure calibrated and temperature compensated output Amplified analog output Compensated temperature range: 0 to 85oC Absolute
LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND
ESD > 3500 Volts V CC 8 4 3 2 0 9 LOW POWER SCHOTTKY 2 3 4 5 6 7 GND GUARANTEED OPERATING RANGES Symbol Parameter Min Typ Max Unit V CC Supply Voltage 4.75 5.0 5.25 V T A Operating Ambient Temperature
SM98A Harsh Media Backside Absolute Pressure Series
SM98A Harsh Media Backside Absolute Pressure Series SM98A Series FEATURES Pressure Range: 10 Bar (145 PSIA), 20 Bar (290 PSIA) On-Board temperature sensing diode Small die (1.2 mm x 1.33 mm) Backside entry
200 kpa On-Chip Temperature Compensated Silicon Pressure Sensors
Freescale Semiconductor Data Sheet: Technical Data Pressure Document Number: Rev 8, 10/2012 200 kpa On-Chip Temperature Compensated Silicon Pressure The devices series are silicon piezoresistive pressure
SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240
-OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain
SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS The SN54/ 74LS147 and the SN54/ 74LS148 are Priority Encoders. They provide priority decoding of the inputs to eure that only the highest order
Small Absolute Pressure Sensor
Small Absolute Pressure Sensor SM5420E Series FEATURES Improved stability with integrated field shields Small SO8 surface-mount package 95 millivolt span Constant current or constant voltage drive or non-ported
Small Gage Pressure Sensor
Small Gage Pressure Sensor FEATURES Improved stability with integrated field shields Small SO8 surface-mount package 90 millivolt output Constant current or constant voltage drive Ported configuration
High Performance Silicon Gate CMOS
SEIONDUTOR TENI DT igh Performance Silicon ate OS The 5/7T00 may be used as a level converter for interfacing TT or NOS outputs to high speed OS inputs. The T00 is identical in pinout to the S00. Output
Small, Gauge Pressure Sensor
Small, Gauge Pressure Sensor SM5G-GG Series FEATURES Improved stability with integrated field shields Small SO8 surface-mount package 90 millivolt output Constant current or constant voltage drive Ported
Freescale Semiconductor
Freescale Semiconductor Pressure Rev 14, 10/2008 + 10 kpa Uncompensated Silicon Pressure The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output, directly proportional
The MC10107 is a triple 2 input exclusive OR/NOR gate. P D = 40 mw typ/gate (No Load) t pd = 2.8 ns typ t r, t f = 2.
The MC10107 is a triple input exclusive OR/NOR gate. P D = 0 mw typ/gate (No Load) t pd =. ns typ t r, t f =. ns typ (0% 0%) LOGIC DIAGRAM MARKING DIAGRAMS CDIP 16 L SUFFIX CASE 60 16 1 MC10107L AWLYYWW
V N (8) V N (7) V N (6) GND (5)
4-Channel Low Capacitance Dual-Voltage ESD Protection Array Features Three Channels of Low Voltage ESD Protection One Channel of High Voltage ESD Protection Provides ESD Protection to IEC61000 4 2 Level
FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC113/T113 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation
FACT DATA 5-1 DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
The MC112/T112 consists of o high-speed completely independent transition clocked flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The design allows operation
NLSV2T Bit Dual-Supply Inverting Level Translator
2-Bit Dual-Supply Inverting Level Translator The NLSV2T240 is a 2 bit configurable dual supply voltage level translator. The input A n and output B n ports are designed to track two different power supply
SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY
Quad 2 Input Multiplexer The LSTTL/ MSI is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs
MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW
The MC03 is a quad two channel multiplexer with latch. It incorporates common clock and common data select inputs. The select input determines which data input is enabled. A high (H) level enables data
High Performance Silicon Gate CMOS
SEIONDUTOR TEHNIAL DATA High Performance Silicon Gate OS The 5/7H32A is identical in pinout to the LS32. The device inputs are compatible with standard OS outputs; with pullup resistors, they are compatible
SN74LS74AMEL LOW POWER SCHOTTKY
The SN74S74A dual edge-triggered flip-flop utilizes Schottky TT circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs.
MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620
The MC10176 contains six high-speed, master slave type D flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes
MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620
The MC06 contains six high speed, master slave type D flip flops. Clocking is common to all six flip flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place
MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW
The MC10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are
SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION
Quad 3 State Buffers V CC E D O E D O 4 3 2 0 9 8 LOW POWER SCHOTTKY 2 3 4 5 6 E D O E D O LS25A GND V CC E D O E D O 4 3 2 0 9 8 4 PLASTIC N SUFFIX CASE 646 LS25A INPUTS 2 3 4 5 6 E D O E LS26A D O GND
SEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICL DT The C7 is a static clocked serial shift register whose length may be programmed to be any number of bits between and. The number of bits selected is equal to the sum of the subscripts
LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS247 is a BCD-to-Seven-Segment Decoder/Drivers. The LS247 composes the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS247 features a lamp test input
SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY
Quad 2 Input Schmitt Trigger NAND Gate The SN74LS32 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly
Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT
The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
ORDERING INFORMATION # of Ports Pressure Type Device Name
Rev 13, 10/2008 10 kpa On-Chip Temperature + Compensated and Calibrated Silicon Pressure The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output directly proportional
NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter
N7ST08 -Input AND Gate / CMOS ogic evel Shifter The N7ST08 is an advanced high speed CMOS input AND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent
SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY
of 0 Decoder/Driver Open Collector The SN74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain off for
MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount
MMBZ5BLT Series Zener Voltage Regulators 5 mw SOT Surface Mount This series of Zener diodes is offered in the convenient, surface mount plastic SOT package. These devices are designed to provide voltage
NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88
NTJD5C Small Signal MOSFET V / 8. V, Complementary, +.63 A /.775 A, SC 88 Features Complementary N and P Channel Device Leading 8. V Trench for Low R DS(on) Performance ESD Protected Gate ESD Rating: Class
MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS
NPN Silicon Power Transistors High Voltage Planar The MJW18020 planar High Voltage Power Transistor is specifically Designed for motor control applications, high power supplies and UPS s for which the
MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays
General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays The MC336 is designed for general purpose, low power applications for consumer and industrial designs.
MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW
The MC101 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set reset master slave flip flops. Clock inputs trigger on the positive going edge of the clock
NL17SV16. Ultra-Low Voltage Buffer
N7S6 Ultra-ow oltage Buffer The N7S6X5T is an ultra high performance single Buffer fabricated in sub micron silicon gate 0.35 m technology with excellent performance down to 0.9. This device is ideal for
MARKING DIAGRAMS DIP PIN ASSIGNMENT ORDERING INFORMATION FUNCTION TABLE CDIP 16 L SUFFIX CASE 620 MC10136L AWLYYWW
The MC16 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 1 MHz. The flexibility of this device allows the designer to use one basic counter
LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS194A is a High Speed 4-Bit Bidirectional Universal Shift Register. As a high speed multifunctional sequential building block, it is useful in a wide variety of applications. It may be used in
SEMICONDUCTOR TECHNICAL DATA
SEIONDUTOR TEHNIL DT The decoder is constructed so that an 8421 D code on the four inputs provides a decimal (one of ten) decoded output, while a 3 bit binary input provides a decoded octal (one of eight)
MMBFJ309L, MMBFJ310L, SMMBFJ309L, SMMBFJ310L. JFET - VHF/UHF Amplifier Transistor. N Channel
MMBFJ9L, MMBFJL, SMMBFJ9L, SMMBFJL JFET - VHF/UHF Amplifier Transistor NChannel Features Drain and Source are Interchangeable S Prefix for Automotive and Other Applications Requiring Unique Site and Control
NL17SH02. Single 2-Input NOR Gate
N7S0 Single -Input NOR Gate The N7S0 MiniGate is an advanced high speed CMOS input NOR gate in ultra small footprint. The N7S0 input structures provide protection when voltages up to 7.0 are applied, regardless
Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION
The MC74AC/74ACT132 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, they have greater noise
74VHC08 Quad 2-Input AND Gate
74VHC08 Quad 2-Input AND Gate Features High Speed: t PD = 4.3ns (Typ.) at T A = 25 C High noise immunity: V NIH = V NIL = 28% V CC (Min.) Power down protection is provided on all inputs Low power dissipation:
LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION
The SN74S240 and SN74S244 are Octal Buffers and ine Drivers designed to be employed as memory address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC board density.
NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator
Dual 2-Bit Dual-Supply Non-Inverting Level Translator The NLSV22T244 is a dual 2 bit configurable dual supply bus buffer level translator. The input ports A and the output ports B are designed to track
SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY
0 Line to Line and 8 Line to 3 Line Priority Encoders The SN7LS7 and the SN7LS8 are Priority Encoders. They provide priority decoding of the inputs to eure that only the highest order data line is encoded.
AND8149/D. Understanding and Using the NCV1124 VR Sensor Interface APPLICATION NOTE
Understanding and Using the VR Sensor Interface APPLICATION NOTE The offers a dual channel low component count interface solution for ground referenced variable reluctance sensors. The product is easy
MC Bit Magnitude Comparator
Bit Magnitude Comparator The MC0 is a high speed expandable bit comparator for comparing the magnitude of two binary words. Two outputs are provided: and. A = B can be obtained by NORing the two outputs
Compound Coefficient Pressure Sensor PSPICE Models
Freescale Semiconductor Application Note Rev 2, 05/2005 Compound Coefficient Pressure Sensor PSPICE Models by: Warren Schultz INTRODUCTION PSPICE models for Uncompensated, MPX2000 series, and MPX5000 series
SN74LS138MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
NSVJ6904DSB6. Advance Information N-Channel JFET 25 V, 20 to 40 ma, 40 ms, Dual
NSVJ694DSB6 Advance Information N-Channel JFET V, to 4 ma, 4 ms, Dual The NSVJ694DSB6 is a composite type of JFET designed for compact size and high efficiency which can achieve high gain performance.
SEMICONDUCTOR TECHNICAL DATA
SEICONDUCTOR TECHNICAL DATA The is a COS look ahead carry generator capable of anticipating a carry across four binary adders or groups of adders. The device is cascadable to perform full look ahead across
74AC00, 74ACT00 Quad 2-Input NAND Gate
74AC00, 74ACT00 Quad 2-Input NAND Gate Features I CC reduced by 50% Outputs source/sink 24mA ACT00 has TTL-compatible inputs Ordering Information Order Number Package Number General Description The AC00/ACT00
FPF1007-FPF1009 IntelliMAX Advanced Load Products
FPF07-FPF09 IntelliMAX Advanced Load Products Features 1.2 to 5.5 V Input Voltage Range Typical R ON = 30 mω at = 5.5 V Typical R ON = 40 mω at = 3.3 V Fixed Three Different Turn-on Rise Time µs / 80 µs
onlinecomponents.com
MMBZ5xxBLT Series, SZMMBZ5xxBLTG Series Zener Voltage Regulators 5 mw SOT Surface Mount This series of Zener diodes is offered in the convenient, surface mount plastic SOT package. These devices are designed
BC337, BC337-25, BC Amplifier Transistors. NPN Silicon. These are Pb Free Devices. Features MAXIMUM RATINGS
BC337, BC337-25, BC337-4 Amplifier Transistors NPN Silicon Features These are PbFree Devices COLLECTOR MAXIMUM RATINGS Rating Symbol alue Unit 2 BASE Collector Emitter oltage CEO 45 dc Collector Base oltage
CONNECTION DIAGRAM (TOP VIEW) 20. Note: Pin 1 is marked for orientation. Symbol Parameter Min Typ Max Unit VCC Supply Voltage 54 74
FOUR-BIT UP/DOWN COUNTER WITH THREE-STATE OUTPUTS The SN54/ LS569A is designed as programmable up/down BCD and Binary counters respectively. These devices have 3-state outputs for use in bus organized
LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738
The SN74LS373 consists of eight latches with 3-state outputs for bus organized system applications. The flip-flops appear transparent to the data (data changes asynchronously) when Latch Enable (LE) is
MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount
MMBZ5BLT Series Preferred Device Zener Voltage Regulators 5 mw SOT Surface Mount This series of Zener diodes is offered in the convenient, surface mount plastic SOT package. These devices are designed
NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant
N-Channel Power MOSFET 500 V, 0.69 Features Low ON Resistance Low Gate Charge 0% Avalanche Tested These Devices are Pb Free and are RoHS Compliant ABSOLUTE MAXIMUM RATINGS (T C = 25 C unless otherwise
BC846, BC847, BC848 Series. General Purpose Transistors. NPN Silicon
BC846, BC847, BC848 Series General Purpose Transistors NPN Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SC7/SOT2 which is designed for low power
2N5655G, 2N5657G. Plastic NPN Silicon High-Voltage Power Transistors 0.5 AMPERE POWER TRANSISTORS NPN SILICON VOLTS, 20 WATTS
, Plastic NPN Silicon High-Voltage Power Transistors These devices are designed for use in lineoperated equipment such as audio output amplifiers; lowcurrent, highvoltage converters; and AC line relays.
MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger
MC74AC32, MC74ACT32 Quad 2 Input NAND Schmitt Trigger The MC74AC/74ACT32 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free
NL17SZ08. Single 2-Input AND Gate
N7SZ08 Single 2-Input AND Gate The N7SZ08 is a single 2 input AND Gate in two tiny footprint packages. The device performs much as CX multi gate products in speed and drive. They should be used wherever
LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE
The SN74S74A dual edge-triggered flip-flop utilizes Schottky TT circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary and outputs.
SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY
8 Input Multiplexer The TTL/MSI SN74LS5 is a high speed 8-input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS5 can be used as
BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE
BAS9LTG, BAS20LTG, BAS2LTG, BAS2DWTG High Voltage Switching Diode Features These Devices are PbFree, Halogen Free/BFR Free and are RoHS Compliant MAXIMUM RATINGS Continuous Reverse Voltage Rating Symbol
MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS
MUR00PTG, SUR00PTG, MUR00PTG, MUR00PTG, SUR00PTG SWITCHMODE Power Rectifiers These state of the art devices are designed for use in switching power supplies, inverters and as free wheeling diodes. Features
SN74LS85MEL LOW POWER SCHOTTKY
The SN74LS85 is a 4-Bit Magnitude Camparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A0 A3, B0 B3); A3, B3 being the most significant inputs. Operation is not restricted
v A v B V + V v S v A v B K = v S /(V + V K T = N/v S
vs S v A v B V + V v S v A v B K = v S /(V + V K v S N T = N/v S P affiche = P S K T H u etal (S) = 50 µv/kp a P =2 R1 K u etal (K) = 0, 1 SEMICONDUCTOR TECHNICAL DATA Order this document by MPX2200/D
LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS247 is a BCD-to-Seven-Segment Decoder/Drivers. The LS247 composes the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS247 features a lamp test input
2N4921, 2N4922, 2N4923. Medium Power Plastic NPN Silicon Transistors 1.0 AMPERE GENERAL PURPOSE POWER TRANSISTORS VOLTS, 30 WATTS
2N4923 is a Preferred Device MediumPower Plastic NPN Silicon Transistors These highperformance plastic devices are designed for driver circuits, switching, and amplifier applications. Features Low Saturation
NE522 High Speed Dual Differential Comparator/Sense Amp
HighSpeed DualDifferential Comparator/Sense Amp Features 5 ns Maximum Guaranteed Propagation Delay 0 A Maximum Input Bias Current TTL-Compatible Strobes and Outputs Large Common-Mode Input oltage Range
MMBV2101LT1 Series, MV2105, MV2101, MV2109, LV2209. Silicon Tuning Diodes pf, 30 VOLTS VOLTAGE VARIABLE CAPACITANCE DIODES
MMBVLT Series, MV5, MV, MV9, LV9 Preferred evice Silicon Tuning iodes These devices are designed in popular plastic packages for the high volume requirements of FM Radio and TV tuning and AFC, general
NGTB40N60FLWG IGBT. 40 A, 600 V V CEsat = 1.85 V
NGTB4N6FLWG IGBT This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Trench construction, and provides superior performance in demanding switching applications, offering
2N4123, 2N4124. General Purpose Transistors. NPN Silicon. Pb Free Packages are Available* Features MAXIMUM RATINGS
N413, General Purpose Transistors NPN Silicon Features PbFree Packages are Available* MAXIMUM RATINGS CollectorEmitter Voltage CollectorBase Voltage Rating Symbol Value Unit N413 N413 V CEO 5 V CBO 4 EmitterBase
MC100LVE VНECL 16:1 Multiplexer
3.3VНECL 16:1 Multiplexer The is a 16:1 multiplexer with a differential output. The select inputs (SEL0, 1, 2, 3 ) control which one of the sixteen data inputs (A0 A15) is propragated to the output. The
LV5217GP. Specifications. Bi-CMOS IC 3ch LED Driver. Absolute Maximum Ratings at Ta = 25 C. Ordering number : ENA0833A.
Ordering number : ENA0833A LV5217GP Bi-CMOS IC 3ch LED Driver Overview This LV5217GP is 3-channel LED driver for cell phones. Each LED driver current can be adjusted by I2C bus. LV5217GP can perform various
With LSTTL Compatible Inputs High Performance Silicon Gate CMOS
SEIONDUTOR TEHNI DT With STT ompatible Inputs High Performance Silicon Gate OS The 74HT04 may be used as a level converter for interfacing TT or NOS outputs to High Speed OS inputs. The HT04 is identical
NGTG50N60FLWG IGBT. 50 A, 600 V V CEsat = 1.65 V
NGTGN6FLWG IGBT This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Trench construction, and provides superior performance in demanding switching applications, offering both
NGTB20N120IHRWG. 20 A, 1200 V V CEsat = 2.10 V E off = 0.45 mj
NGTB2N2IHRWG IGBT with Monolithic Free Wheeling Diode This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Field Stop (FS) Trench construction, provides and superior performance
MC74LCX138MEL. With 5 V Tolerant Inputs
With 5 V Tolerant Inputs The MC74LCX38 is a high performance, 3 to 8 decoder/demultiplexer operating from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading
NGTB40N135IHRWG. 40 A, 1350 V V CEsat = 2.40 V E off = 1.30 mj
NGTB4N3IHRWG IGBT with Monolithic Free Wheeling Diode This Insulated Gate Bipolar Transistor (IGBT) features a robust and cost effective Field Stop (FS) Trench construction, and provides superior performance
2N5401. PNP Silicon. These are Pb Free Devices* Features. MAXIMUM RATINGS THERMAL CHARACTERISTICS MARKING DIAGRAM
Preferred Device Amplifier Transistors PNP Silicon Features These are PbFree Devices* MAXIMUM RATINGS Rating Symbol alue Unit Collector Emitter oltage CEO 1 Collector Base oltage CBO 16 Emitter Base oltage