Capacitor Technology and Manufacturing Expertise

Size: px

Start display at page:

Download "Capacitor Technology and Manufacturing Expertise"

Byron Payne
5 years ago
Views:

2 Capacitors Capacitor Technology and Manufacturing Expertise With more than 25 years of experience in manufacturing single layer capacitors made with EIA Class I, II and III ceramic dielectric materials, Tecdia has established itself as a high quality, reliable supplier of these precision products to laboratories and original equipment manufacturers of high speed (frequency) signal transmission devices used in the telecommunications and data communications industries. Our customers are worldwide, including many successful OEMs in the USA, Israel, Europe and Asia. To meet the increasing demand for higher capacitance in smaller chip sizes, Tecdia in 2003 expanded its product line to include single layer chip capacitors made with EIA class IV ceramics. This class of ceramics uses Grain Boundary Barrier Layer (GBBL) technology to produce very high dielectric constants (K values) with EIA X7R and X7S Temperature Characteristics (TC) associated with conventional Class II ceramics, offering designers a great option. Design Features ALTAS Ultra Hi-K Single Layer Capacitors are available in three dielectric formulations, giving a relative permittivity of K=16,000, K=30,000 and K=50,000, respectively. The maximum change for the all three materials is +/-22% (X7S) over the same operating temperature range. The electrodes consist of three metallization layers: a barrier/adhesive layer of Titanium (Ti) is applied first to the ceramic surface, the Ti is covered with a layer of Platinum (Pt), and a top layer of Gold (Au) is added for the contact surface. The intermediate layer of Pt enhances attachment with solder when gold-leaching is a problem. The design of these capacitors includes tight tolerance control of the thickness (nominal 6 mils and 10 mils for K=16,000 and K=30,000, nominal 6 mils only for K=50,000) during their production. This feature makes it easier to install the capacitors in applications that require a focal point in the Z-axis. Applications Bypass/decoupling, DC cut (coupling), DC block and filtering for microwave and optical industries. Other Products In addition to the ALTAS line of capacitors, Tecdia produces a wide variety of conventional Single Layer Ceramic Chip Capacitors (SLCs), Chip Resistors, Integrated Resistor-Capacitors (IRCs), Custom made Al2O3 and AlN substrates, Ground Blocks and more. For more details, please contact to our worldwide sales office or visit 1

3 Basic Quality Assurance (Each lot) Wire Bonding Strength MIL-STD-883 M2011 Die Shear Strength MIL-STD-883 M2019 Reliability Life Test Humidity Test Heat resistance 125 C Working voltage 2000hr 85 C 85%RH 3.0V(±0.25) 20hr 00 C 5min Electrical Performance Typical Temperature Characteristics K=50,000 K=30,000 K=16,000 Typical Aging Property Class IV K=50,000 K=30,000 K=16,000 Capacitance Change 25% 20% 15% 10% 5% 0% -5% -10% -15% -20% -25% Temperature ( ) Capacitance Change 0.0% -1.0% -2.0% -3.0% -.0% -5.0% -6.0% -7.0% -8.0% ,000 10,000 Time (Hrs) 0 Typical DC Bias Characteristic K=50,000 6mil-t K=30,000 6mil-t K=30,000 10mil-t K=16,000 6mil-t K=16,000 10mil-t 10,000 Typical Resonance Frequency 6mils 10mils Capacitance Change Resonance Frequency (MHz) 1, Voltage (Vdc) ,000 10,000 Capacitance (pf) 2

K=16,000 TOP ELECTRODE / BOTTOM ELECTRODE Ti / Pt / Au Key Benefits Ceramic SLC microwave and higher frequency performance X7S High working voltages up to 100V available Solderable Pt / Au

(DF) Rated Working Voltage (RWV) Insulation Resistance (IR) Dielectric Withstanding Voltage (DWV) Type Heat Resistance PARAMETER SPECIFICATION / CONDITION Class IV 16,000 ±22% (X7S @ -55 C to +125 C)

4 K=16,000 TOP ELECTRODE / BOTTOM ELECTRODE Ti / Pt / Au Key Benefits Ceramic SLC microwave and higher frequency performance X7S High working voltages up to 100V available Solderable Pt / Au terminations Dielectric Class (EIA Class) Nominal Dielectric Constant Temperature Characteristics Capacitance Selection Capacitance Selection Size: L x W Thickness (t) Selection Dissipation Factor (DF) Rated Working Voltage (RWV) Insulation Resistance (IR) Dielectric Withstanding Voltage (DWV) Type Heat Resistance PARAMETER SPECIFICATION / CONDITION Class IV 16,000 ±22% -55 C to +125 C) 50pF to 1kHz, 1 Vrms, 25 C, No DC Bias M = (tolerance: ±20%) Z = (tolerance: -20% / +80%) V = (tolerance:-0% / +100%) 10.0 x 10.0mils to 0.0 x 0.0mils (0.250 x 0.250mm to x 1.000mm) 6.0mils ± 1.0mil & 10.0mils ± 1.0mil (0.150 ±0.0250mm & ±0.0250mm) < 2.5% 1kHz, 1Vrms, 25 C, No DC Bias 50V for t = 6mils (0.150mm) 63V for t = 6mils (0.150mm)* optional 100V for t = 10mils (0.250mm) > 10^10 50Vdc, 25 C for t = 6mils (0.150mm) > 10^10 63Vdc, 63 C for t = 6mils (0.150mm)* optional > 10^10 100Vdc, 25 C for t = 10mils (0.250mm) No 125Vdc x 2sec, 25 C for t = 6mils (0.150mm) No 160Vdc x 2sec, 25 C for t = 6mils (0.150mm) No 250Vdc x 2sec, 25 C for t = 10mils (0.250mm) C Type (no setback) Ti / Pt / Au 00 5 minutes max. P/N: SKT 06 C 102 M 10 A 6 Ultra Hi-K Product Code Case Code: 00: 10 10mils ( mm) 01: 15 15mils ( mm) 02: 20 20mils ( mm) 03: 25 25mils ( mm) 0: 30 30mils ( mm) 05: 35 35mils ( mm) 06: 0 0mils ( mm) Nominal Capacitance Code: 101: 100pF 102: 1,000pF Capacitance : M: ±20% Z: -20% / +80% V: -0% / +100% Ceramics Surface Finish: A: As Fired Dielectric Constant Code: 10: K=16,000 (X7S) Thickness Code: 6 : 6mils (0.15mm) 1 : 10mils (0.25mm) Electrode Design 3

5 50V Rated Working Voltage Thickness: 6mils ± 1mil (0.15mm ± 0.025mm) CASE CODE mils Size L W mm Cap(pF) Cap Code , ± ± 100V Rated Working Voltage Thickness: 10mils ± 1mil (0.25mm ± 0.025mm) CASE CODE mils Size L W mm Cap(pF) Cap Code

6 K=30,000 TOP ELECTRODE / BOTTOM ELECTRODE Ti / Pt / Au Key Benefits Ceramic SLC microwave and higher frequency performance X7S Higher capacitance per unit area Solderable Pt / Au terminations PARAMETER Dielectric Class (EIA Class) Nominal Dielectric Constant Temperature Characteristics Capacitance Selection Capacitance Selection Size: L x W Thickness (t) Selection Dissipation Factor (DF) Rated Working Voltage (RWV) Insulation Resistance (IR) Dielectric Withstanding Voltage (DWV) Type Heat Resistance SPECIFICATION / CONDITION Class IV 30,000 ±22% -55 C to +125 C) 100pF to 1kHz, 1 Vrms, 25, No DC Bias M = (tolerance: ±20%) Z = (tolerance: -20% / +80%) V = (tolerance:-0% / +100%) 10.0 x 10.0mils to 90.0 x 90.0mils (0.250 x 0.250mm to x 2.250mm) 6.0mils ± 1.0mil & 10.0mils ± 1.0mil (0.150 ±0.0250mm & ±0.0250mm) < 2.5% 1kHz, 1Vrms, 25, No DC Bias 16V for t = 6mils (0.150mm) 50V for t = 10mils (0.250mm) 63V for t= 10mils (0.250mm) *optional > 10^10 16Vdc, 25 for t = 6mils (0.150mm) > 10^10 50Vdc, 25 for t = 10mils (0.250mm) > 10^10 63Vdc, 25 for t= 10mils (0.250mm)*optional No 0Vdc x 2sec, 25 for t = 6mils (0.150mm) No 125Vdc x 2sec, 25 for t = 10mils (0.250mm) No 160Vdc x 2sec, 25 for t = 10mils (0.250mm)*optional C Type (no setback) Ti / Pt / Au 00 5 minutes max. P/N: SKT 06 C 102 M 11 A 1 Ultra Hi-K Product Code Case Code: 00: 10 10mils ( mm) 01: 15 15mils ( mm) 02: 20 20mils ( mm) 03: 25 25mils ( mm) 0: 30 30mils ( mm) 05: 35 35mils ( mm) 06: 0 0mils ( mm) 07: 50 50mils ( mm) 08: 60 60mils ( mm) 09: 70 70mils ( mm) 10: 80 80mils ( mm) 11: 90 90mils ( mm) Electrode Design Capacitance : M: ±20% Z: -20% / +80% V: -0% / +100% Nominal Capacitance Code: 101: 100pF 102: 1,000pF 103: 10,000pF Ceramic Surface Finish: A: As Fired Dielectric Constant Code: 11: K=30,000 (X7S) Thickness Code: 6 : 6mils (0.15mm) 1 : 10mils (0.25mm) 5

7 16V Rated Working Voltage Thickness: 6mils ± 1mil (0.15mm ± 0.025mm) CASE CODE Size L W mils mm ± ± Cap(pF) ,000 1,200 1,500 1,800 2,200 2,700 3,300 3,900,700 5,600 6,800 8,200 10,000 Cap Code V Rated Working Voltage Thickness: 10mils ± 1mil (0.25mm ± 0.025mm) CASE CODE mils Size L W mm Cap(pF) ,000 1,200 1,500 1,800 2,200 2,700 3,300 3,900,700 5,600 Cap Code

8 K=50,000 TOP ELECTRODE / BOTTOM ELECTRODE Ti / Pt / Au Key Benefits Ceramic SLC microwave and higher frequency performance X7S Higher capacitance per unit area Solderable Pt / Au terminations PARAMETER Dielectric Class (EIA Class) Nominal Dielectric Constant Temperature Characteristics Capacitance Selection Capacitance Selection Size: L x W Thickness (t) Selection Dissipation Factor (DF) Rated Working Voltage (RWV) Insulation Resistance (IR) Dielectric Withstanding Voltage (DWV) Type Heat Resistance SPECIFICATION / CONDITION Class IV 50,000 ±22% -55 C to +125 C) 180pF to 1kHz, 1 Vrms, 25 C, No DC Bias M = (tolerance: ±20%) Z = (tolerance: -20% / +80%) V = (tolerance:-0% / +100%) 10.0 x 10.0mils to 90.0 x 90.0mils (0.250 x 0.250mm to x 2.250mm) 6.0mils ± 1.0mil only (0.150 ±0.0250mm only) < 2.5% 1kHz, 1Vrms, 25 C, No DC Bias 10V > 10^10 10Vdc, 25 C No 25Vdc x 2sec, 25 C C Type (no setback) Ti / Pt / Au 00 5 minutes max. P/N: SKT 06 C 332 M 12 A 6 Ultra High-K Product Code Case Code: 00: 10 10mils ( mm) 01: 15 15mils ( mm) 02: 20 20mils ( mm) 03: 25 25mils ( mm) 0: 30 30mils ( mm) 05: 35 35mils ( mm) 06: 0 0mils ( mm) 07: 50 50mils ( mm) 08: 60 60mils ( mm) 09: 70 70mils ( mm) 10: 80 80mils ( mm) 11: 90 90mils ( mm) Electrode Design Capacitance : M: ±20% Z: -20% / +80% V: -0% / +100% Nominal Capacitance Code: 101: 100pF 102: 1,000pF 103: 10,000pF Ceramic Surface Finish: A: As Fired Dielectric Constant Code: 12: K=50,000 (X7S) Thickness Code: 6: 6mils (0.15mm) 7

9 10V Rated Working Voltage Thickness: 6mils ± 1mil (0.15mm ± 0.025mm) CASE CODE Size L W mils mm ± ± Cap(pF) 180 Cap Code , , , , , , , , , , , , , , , ,

10 K=16,000 Row Capacitors Top Electrode: TiW / Au Bottom Electrode: Ti / Pt / Au Key Benefits Uses K = 16,000 dielectric for high capacitance in a compact size Integration of multiple components reduces assembly time High cost performance PARAMETER Dielectric Class (EIA Class) Nominal Dielectric Constant Temperature Characteristics Capacitance Selection Capacitance Selection Size: L x W Thickness (t) Selection Dissipation Factor (DF) Rated Working Voltage (RWV) Insulation Resistance (IR) Dielectric Withstanding Voltage (DWV) Type Heat Resistance SPECIFICATION / CONDITION Class IV 16,000 ±22% -55 C to +125 C) 82pF x 2 to 680pF 1 Vrms, 25 C, No DC Bias N = (tolerance: ±30%) 20.0 x 10.0mils to x 30.0mils (0.500 x 0.250mm to 3.00 x 0.760mm) 6.0mils ± 1mil only (0.150mm ± 0.025mm only) < 6.0% 1kHz, 1Vrms, 25 C, No DC Bias 50V > 10^10 50Vdc, 25 C No 125Vdc x 2sec, 25 C A type (Borders on top electrode) Top Electrode: TiW / Au Bottom Electrode: Ti / Pt / Au 00 5 minutes max. P/N: L 2 SK 00 A 820 N 10 A 6 Serial Row Capacitor Product Code Thickness Code: 6: 6mils (0.15mm) Number of Pads Capacitance Code: 820: 82pF 101: 100pF Ceramic Surface Finish A: As Fired Ultra High-K Capacitor Product Code Electrode Design A: A Type Dielectric Material Code 10: K = 16,000 (X7S) Segment Case Code Capacitance : N: ±30 9

50V Rated Working Voltage Thickness: 6mils ± 1mil (0.15mm ± 0.025mm) Series Segment Case Code 00 01 02 03 0 L2 Chip Size (L W) Nominal Spacing (S) (mils) (mm) (mils) (mm) 20 ± 10 ± 2 0.50 ± 0.25 ± 0.

11 50V Rated Working Voltage Thickness: 6mils ± 1mil (0.15mm ± 0.025mm) Series Segment Case Code L2 Chip Size (L W) Nominal Spacing (S) (mils) (mm) (mils) (mm) 20 ± 10 ± ± 0.25 ± ± 15 ± ± 0.38 ± ± 20 ± 1.00 ± 0.50 ± 50 ± 6 25 ± 1.27 ± ± 60 ± 8 30 ± 1.52 ± ± L3 Chip Size (L W) Nominal Spacing (S) (mils) (mm) (mils) (mm) 30 ± 10 ± ± 0.25 ± ± ± ± ± 8 20 ± 1.52 ± ± 75 ± 8 25 ± 1.90 ± ± ± ± L Chip Size (L W) Nominal Spacing (S) (mils) (mm) (mils) (mm) 0 ± 6 10 ± ± ± ± 6 15 ± ± ± ± 8 20 ± 2.00 ± ± ± ± 120 ± ± 3.0 ± ± Single Electrode Capacity (pf) Cap Code Standard Handling

12 Tecdia Inc S. Bascom Ave., Ste. 120, Campbell, CA 95008, U.S.A. TEL: FAX: This specification may be modified without notice. (2016.NOV) B-020-5

Single Layer Parallel Plate Chip Capacitors. for 21st Century Applications

Single Layer Parallel Plate Chip Capacitors for st Century Applications Catalogue of Standard Sizes, Values, and Configurations for Class and Ceramic Dielectrics Table of Contents 3 Capacitor Design Styles