74AUP2G34. Pin Assignments. Description ADVANCED INFORMATION. Features. Applications. (Top View) SOT363 X2-DFN X2-DFN X2-DFN1010-6
|
|
- Myles Benson
- 6 years ago
- Views:
Transcription
1 DUAL BUFFERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The is composed of two buffers with standard push-pull outputs designed for operation over a power supply range of 0.8 to 3.6. The device is fully specified for partial power down applications using I OFF. The I OFF circuitry disables the output preventing damaging current backflow when the device is powered down. The gates perform the positive Boolean function: Y A Features Advanced Ultra Low Power (AUP) CMOS Supply oltage Range from 0.8 to 3.6 ±4mA Output Drive at 3.0 Low Static Power Consumption I CC < 0.9µA Low Dynamic Power Consumption C PD = 6pF Typical at 3.6 Schmitt Trigger Action at All Inputs Make the Circuit Tolerant for Slower Input Rise and Fall Time. The Hysteresis is Typically 250m at CC = 3.0 I OFF Supports Partial-Power-Down Mode Operation ESD Protection per JESD 22 Exceeds 200- Machine Model (A115) Exceeds Human Body Model (A114) Exceeds Charged Device Model (C101) Latch-Up Exceeds 100mA per JESD 78, Class I Leadless packages per JESD30E DFN1410 denoted as X2-DFN DFN1010 denoted as X2-DFN DFN0910 denoted as X2-DFN Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2) Halogen and Antimony Free. Green Device (Note 3) Pin Assignments (Top iew) (Top iew) 1A 1 6 1Y 1A 1 6 1Y GND 2 5 cc GND 2 5 cc 2A 3 4 2Y 2A 3 4 2Y X2-DFN SOT363 (Top iew) (Top iew) 1A 1 6 1Y 1A 1 1Y GND 2 5 cc GND 2 5 cc 2A 3 4 2Y 2A 3 4 2Y X2-DFN X2-DFN Applications Suited for Battery and Low Power Needs Wide array of products such as: PCs, Networking, Notebooks, Netbooks, PDAs Tablet Computers, E-readers Computer Peripherals, Hard Drives, CD/DD ROM T, DD, DR, Set-Top Box Cell Phones, Personal Navigation / GPS MP3 Players,Cameras, ideo Recorders Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2) compliant. 2. See for more information about Diodes Incorporated s definitions of Halogen- and Antimony-free, "Green" and Lead-free. 3. Halogen- and Antimony-free "Green products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds. 1 of 13
2 Ordering Information 74 AUP2G 34 XXX -7 Logic Device Function Package Packing 74 : Logic Prefix 34: 1-Input DW : SOT363-7 : 7 Tape & Reel AUP : 0.8 to 3.6 Buffer/ FW3 : X2-DFN Logic Family Driver FW4 : X2-DFN G : Dual Gate FZ4 : X2- DFN Notes: Part Number Package Code Package (Notes 4 & 5) DW-7 DW SOT363 FW3-7 FW3 X2-DFN FW4-7 FW4 X2-DFN FZ4-7 FZ4 X2-DFN Package Size 2.0mm X 2.0mm X 1.1mm 0.65 mm lead pitch 0.9mm X 1.0mm X 0.35mm 0.35 mm pad pitch 1.0mm X 1.0mm X 0.4mm 0.35 mm pad pitch 1.4mm X 1.0mm X 0.4mm 0.5 mm pad pitch Quantity 4. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at 5. The taping orientation is located on our website at 7 Tape and Reel Part Number Suffix 3000/Tape & Reel /Tape & Reel /Tape & Reel /Tape & Reel -7 Pin Descriptions Pin Name Pin No. Function 1A 1 Data Input GND 2 Ground 2A 3 Data Input 2Y 4 Data Output CC 5 Supply oltage 1Y 6 Data Output Logic Diagram 1A 1 6 1Y 2A 3 4 2Y Function Table Inputs A H L Outputs Y H L 2 of 13
3 Absolute Maximum Ratings (Notes 6,7) A = +25 C, unless otherwise specified.) Symbol Parameter Rating Unit ESD HBM Human Body Model ESD Protection 2 k ESD CDM Charged Device Model ESD Protection 1 k ESD MM Machine Model ESD Protection 200 CC Supply oltage Range -0.5 to +4.6 I Input oltage Range -0.5 to +4.6 O oltage Applied to Output in High or Low State -0.5 to CC +0.5 I IK Input Clamp Current I < 0 50 ma I OK Output Clamp Current ( O < 0 ) -50 ma I O Continuous Output Current ( O = 0 to CC) ±20 ma I CC Continuous Current Through CC 50 ma I GND Continuous Current Through GND -50 ma T J Operating Junction Temperature -40 to +150 C T STG Storage Temperature -65 to +150 C Notes: 6. Stresses beyond the absolute maximum may result in immediate failure or reduced reliability. These are stress values and device operation should be within recommend values. 7. Forcing the maximum allowed voltage could cause a condition exceeding the maximum current or conversely forcing the maximum current could cause a condition exceeding the maximum voltage. The ratings of both current and voltage must be maintained within the controlled range. Recommended Operating Conditions (Note 8) (@T A = +25 C, unless otherwise specified.) Symbol Parameter Min Max Unit CC Operating oltage I Input oltage O Output oltage 0 CC CC = µa CC = I OH I OL High-Level Output Current CC = CC = ma CC = CC = CC = µa CC = Low-Level Output Current CC = CC = ma CC = CC = Δt/Δ Input Transition Rise or Fall Rate CC = 0.8 to ns/ T A Operating Free-Air Temperature C Note: 8. Unused inputs should be held at CC or Ground. 3 of 13
4 Electrical Characteristics A = +25 C, unless otherwise specified.) Symbol Parameter Test Conditions CC IH High-Level Input oltage T A = +25 C T A = -40 to +85 C Min Max Min Max 0.8 to X CC 0.80 X CC 1.65 to X CC 0.65 X CC 2.3 to to Unit 0.8 to X CC 0.30 X CC IL OH Low-Level Input oltage High-Level Output oltage 1.65 to X CC 0.35 X CC 2.3 to to I OH = -20μA 0.8 to 3.6 CC 0.1 CC 0.1 I OH = -1.1mA X CC 0.7 X CC I OH = -1.7mA I OH = -1.9mA I OH = -2.3mA I OH = -3.1mA I OH = -2.7mA I OH = -4mA I OL = 20μA 0.8 to OL I I I OFF ΔI OFF I CC ΔI CC Low-Level Input oltage Input Current Power Down Leakage Current Delta Power Down Leakage Current Supply Current Additional Supply Current I OL = 1.1mA X CC 0.3 X CC I OL = 1.7mA I OL = 1.9mA I OL = 2.3mA I OL = 3.1mA I OL = 2.7mA I OL = 4mA A or B Input I = GND to to 3.6 ± 0.1 ± 0.5 μa I or O = 0 to ± 0.2 ± 0.6 μa I or O = 0 to to 0.2 ± 0.2 ± 0.6 μa I = GND or CC, I O = 0 One input at CC 0.6 Other input at CC or GND 0.8 to μa μa 4 of 13
5 Electrical Characteristics A = +25 C, unless otherwise specified.) T A = -40 to +125 C Symbol Parameter Test Conditions CC Min Max 0.8 to X CC IH High-Level Input oltage 1.65 to X CC 2.3 to to to X CC Unit IL OH Low-Level Input oltage High Level Output oltage 1.65 to X CC 2.3 to to I OH = -20μA 0.8 to 3.6 CC 0.11 I OH = -1.1mA X CC I OH = -1.7mA I OH = -1.9mA I OH = -2.3mA I OH = -3.1mA 1.67 I OH = -2.7mA I OH = -4mA 2.30 I OL = 20μA 0.8 to OL I I Low-Level Input oltage Input Current I OL = 1.1mA X CC I OL = 1.7mA I OL = 1.9mA I OL = 2.3mA I OL = 3.1mA 0.50 I OL = 2.7mA I OL = 4mA 0.50 A or B Input I = GND to to 3.6 ± 0.75 μa I OFF Power Down Leakage Current I or O = 0 to ± 1.0 μa ΔI OFF Delta Power Down Leakage Current I or O = 0 to to 0.2 ± 2.5 μa I CC Supply Current I = GND or CC, I O = to μa ΔI CC Additional Supply Current Input at CC 0.6 Other input at CC or GND μa Operating and Package Characteristics T A = +25 C C pd Parameter Power dissipation capacitance Test Conditions f = 1MHz No Load CC Typ Unit ± ± ± ± ± C I Input Capacitance i = CC or GND 0 or pf C O Output Capacitance O = CC or GND pf pf 5 of 13
6 Switching Characteristics C L = 5pF see Figure 1 Parameter From Input TO OUTPUT CC T A = +25 C T A = -40 to +85 C T A = -40 to +125 C Min Typ Max Min Max Min Max Unit ± t pd A Y 1.5 ± ± ns 2.5 ± ± C L = 10pF see Figure 1 Parameter From Input TO OUTPUT CC T A = +25 C T A = -40 to +85 C T A = -40 to +125 C Min Typ Max Min Max Min Max Unit ± t pd A Y 1.5 ± ± ns 2.5 ± ± C L = 15pF see Figure 1 Parameter From Input TO OUTPUT CC T A = +25 C T A = -40 to +85 C T A = -40 to +125 C Min Typ Max Min Max Min Max Unit ± t pd A Y 1.5 ± ± ns 2.5 ± ± C L = 30pF see Figure 1 Parameter From Input TO OUTPUT CC T A = +25 C T A = -40 to +85 C T A = -40 to +125 C Min Typ Max Min Max Min Max Unit ± t pd A Y 1.5 ± ± ns 2.5 ± ± of 13
7 Parameter Measurement Information From Output Under Test C L (see Note A) RL =1MΩ CC Inputs I t r/t f M C L 0.8 CC 3ns CC/2 5, 10, 15, 30pF 1.2±0.1 CC 3ns CC/2 5, 10, 15, 30pF 1.5±0.1 CC 3ns CC/2 5, 10, 15, 30pF 1.8±0.15 CC 3ns CC/2 5, 10, 15, 30pF 2.5±0.2 CC 3ns CC/2 5, 10, 15, 30pF 3.3±0.3 CC 3ns CC/2 5, 10, 15, 30pF tw l l Input M M Input M M 0 0 tplh tphl OH oltage Waveform Pulse Duration Output M M OL tphl tplh OH Output M M OL oltage Waveform Propagation Delay Times Inverting and Non Inverting Outputs Figure 1 Load Circuit and oltage Waveforms Notes: A. Includes test lead and test apparatus capacitance. B. All pulses are supplied at pulse repetition rate 10 MHz. C. Inputs are measured separately one transition per measurement. D. t PLH and t PHL are the same as t PD. 7 of 13
8 Marking Information (1) SOT XX Y W X XX : Identification code Y : Year 0~9 W : Week : A~Z : 1~26 week; a~z : 27~52 week; z represents 52 and 53 week X : A~Z : Internal Code Part Number Package Identification Code DW-7 SOT363 ST (2) X2-DFN1410-6, X2-DFN1010-6, X2-DFN Part Number Package Identification Code FZ4-7 X2-DFN RT FW4-7 X2-DFN ST FW3-7 X2-DFN MT 8 of 13
9 SOT363 Package Outline Dimensions and Suggested Pad Layout Please see AP02002 at for the latest version. A K J H D F B C L M SOT363 Dim Min Max Typ A B C D 0.65 Typ F H J K L M All Dimensions in mm C2 C2 Z G Y X C1 alue Dimensions (in mm) Z 2.5 G 1.3 X 0.42 Y 0.6 C1 1.9 C of 13
10 X2-DFN Package Outline Dimensions and Suggested Pad Layout Please see AP02002 at for the latest version. A1 E A L K1 e D K Z L1 Seating Plane Z1 X2-DFN Dim Min Max Typ A A b D E e K K L L Z Z All Dimensions in mm b (Pin #1 ID) C0.5X45 X1 G Y2 Pin1 G2 X Y1 Y G1 Dimensions alue (in mm) G G G X X Y Y Y of 13
11 X2-DFN Package Outline Dimensions and Suggested Pad Layout Please see AP02002 at for the latest version. A A1 (Pin #1 ID) b1 E L(6x) e D A3 K X2-DFN Dim Min Max Typ A A A b b D E e 0.35 L K 0.15 Z All Dimensions in mm Z(4x) b(6x) C X1 Y(5x) Dimensions alue (in mm) G Y2 Y1 Pin1 X G1 Y3 C G G X X Y Y Y Y of 13
12 X2-DFN Package Outline Dimensions and Suggested Pad Layout Please see AP02002 at for the latest version. A (Pin #1 ID) E e D A3 A1 Seating Plane L(6x) X2-DFN Dim Min Max Typ A A A b D E e 0.50 L Z 0.10 Z All Dimensions in mm Z1(4x) Z(4x) b(6x) C X1 Y1 1 G(4x) Y(6x) X(6x) alue Dimensions (in mm) C G X X Y Y of 13
13 IMPORTANT NOTICE DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIALENTS UNDER THE LAWS OF ANY JURISDICTION). Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages. Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application. Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated. LIFE SUPPORT Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein: A. Life support devices or systems are devices or systems which: 1. are intended to implant into the body, or 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user. B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness. Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems. Copyright 2014, Diodes Incorporated 13 of 13
DM74LS138 DM74LS139 Decoder/Demultiplexer
DM74LS138 DM74LS139 Decoder/Demultiplexer General Description These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing applications, requiring very short
More information-202mA. Pin 1 D1. Diode. Part Number Case Packaging DMC21D1UDA-7B X2-DFN ,000/Tape & Reel
DMCDUDA COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET Product Summary Device BV DSS R DS(ON) max I D max T A = + C.99Ω @ V GS =.V ma Q V.Ω @ V GS =.V ma.8ω @ V GS =.8V 8mA.Ω @ V GS =.V 9mA Features and Benefits
More information430mA -304mA -263mA D 1 G 2 S 1 G 1. Bottom View
DMCDSVQ COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET Product Summary Device BV DSS R DS(ON) Max Q V Q -5V I D Max T A = +5 C.7Ω @ V GS = V 57mA Ω @ V GS =.5V Ω @ V GS = -V Ω @ V GS = -5V Description and
More information2N7002. Features and Benefits. Product Summary. Description and Applications. Mechanical Data. Ordering Information (Note 5) Marking Information
YM N-CHANNEL ENHANCEMENT MOE FIEL EFFECT TRANSISTOR Product Summary BV SS R S(ON) Max I Max T A = + C V 7.Ω @ V GS = V ma escription and Applications This MOSFET has been designed to minimize the on-state
More information-3.3A -2.8A. Part Number Case Packaging DMC2057UVT-7 TSOT / Tape & Reel DMC2057UVT-13 TSOT / Tape & Reel
YM COMPLEMENTARY PAIR ENHANCEMENT MODE MOSFET Product Summary Device BV DSS R DS(ON) N-Channel V P-Channel -V I D T A = +5 C 4mΩ @ V GS= 4.5V 4.A mω @ V GS=.5V 3.5A 7mΩ @ V GS= -4.5V mω @ V GS= -.5V -3.3A
More informationAP Pin Assignments. Description. Features UNIVERSAL DC/DC CONVERTER AP34063 SO-8. PDIP-8 ( Top View ) ( Top View )
UNIVERSAL DC/DC CONVERTER Description Pin Assignments The Series is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal
More informationFeatures. Bottom Drain Contact G1 S1 S1 U-DFN D1 D1/D2. Bottom View G2 S2 S2 Top View Pin Configuration
DMN216LHB DUL N-CHNNEL ENHNCEMENT MODE MOSFET DVNCE INFORMTION Product Summary V (BR)DSS 2V Description R DS(on)max I D T = +25 C 15.5mΩ @ V = 4.5V 7.5 16.5mΩ @ V = 4.V 7.3 19mΩ @ V = 3.1V 6.9 2mΩ @ V
More informationI D T A = +25 C. Part Number Case Packaging DMC4029SK4-13 TO ,500/Tape & Reel
AVANCE INFORMATION COMPLEMENTARY PAIR ENHANCEMENT MOE MOSFET Product Summary evice BV SS R S(ON) Max I T A = +5 C Q 4V 4mΩ @ V GS = V 8.3A 3mΩ @ V GS = 4.5V 7.A Q -4V 45mΩ @ V GS = -V -6.A 55mΩ @ V GS
More informationNLSV2T Bit Dual-Supply Inverting Level Translator
2-Bit Dual-Supply Inverting Level Translator The NLSV2T240 is a 2 bit configurable dual supply voltage level translator. The input A n and output B n ports are designed to track two different power supply
More informationAZ1117C. Description. Features. Applications. Pin Assignments. A Product Line of. Diodes Incorporated LOW DROPOUT LINEAR REGULATOR AZ1117C
LOW DROPOUT LINEAR REGULATOR Description Features The is a low dropout three-terminal regulator. The has been optimized for low voltage where transient response and minimum input voltage are critical.
More information74VHC08 Quad 2-Input AND Gate
74VHC08 Quad 2-Input AND Gate Features High Speed: t PD = 4.3ns (Typ.) at T A = 25 C High noise immunity: V NIH = V NIL = 28% V CC (Min.) Power down protection is provided on all inputs Low power dissipation:
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More information74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs
74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs Features 5V tolerant inputs 2.3V 3.6V V CC specifications provided 5.5ns t PD max. (V CC = 3.3V), 10µA I CC max. Power down high impedance
More information(Notes 6 & 8) Top View
NEW PRODUCT 4 COMPLEMENTRY PIR ENHNCEMENT MODE MOSFET Product Summary Device (BR)DSS R DS(ON) Max I D Max () T = +25 C (Notes 6 & 8) 25mΩ @ = 1 7.5 Q1 4 4mΩ @ = 4.5 6.2 Features and Benefits Matched N
More informationBottom View. Part Number Case Packaging DMP1005UFDF-7 U-DFN (Type F) 3,000/Tape & Reel DMP1005UFDF-13 U-DFN (Type F) 10,000/Tape & Reel
YM AVANCE INFORMATION Product Summary BV SS -12V R S(ON) Max I Max T C = +25 C 8.5mΩ @ -26A 12mΩ @ V GS = -2.5V -22A P-CHANNEL ENHANCEMENT MOE MOSFET Features and Benefits.6mm Profile Ideal for Low Profile
More informationS S. Top View Bottom View
YYWW Product Summary BV SS 3V R S(ON) Max.mΩ @ V GS = V.mΩ @ V GS = 4.V escription and Applications I Max T C = + C 7A A This MOSFET is designed to minimize the on-state resistance (R S(ON)) and yet maintain
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationI D Max T A = 25 C (Notes 3 & 5) -6.8A -5.8A. Top View
Product Line of 2 COMPLEMENTRY PIR ENHNCEMENT MODE MOSFET Product Summary Device (BR)DSS R DS(on) max Q1 2 Q2-2 I D Max T = 2 C (Notes 3 & ) 2mΩ @ = 4. 8. 28mΩ @ = 2. 7.2 33mΩ @ = -4. 4mΩ @ = -2. Description
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More informationMC74VHC14. Hex Schmitt Inverter
MC74HC4 Hex Schmitt Inverter The MC74HC4 is an advanced high speed CMOS Schmitt inverter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky
More informationNL17SV16. Ultra-Low Voltage Buffer
N7S6 Ultra-ow oltage Buffer The N7S6X5T is an ultra high performance single Buffer fabricated in sub micron silicon gate 0.35 m technology with excellent performance down to 0.9. This device is ideal for
More information74AC00, 74ACT00 Quad 2-Input NAND Gate
74AC00, 74ACT00 Quad 2-Input NAND Gate Features I CC reduced by 50% Outputs source/sink 24mA ACT00 has TTL-compatible inputs Ordering Information Order Number Package Number General Description The AC00/ACT00
More informationThe 74AXP1G04 is a single inverting buffer.
Rev. 1 25 August 2014 Product data sheet 1. General description The is a single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More information74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.
Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0
More informationLow-power configurable multiple function gate
Rev. 2 16 September 2015 Product data sheet 1. General description The is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions
More informationThe 74AUP2G34 provides two low-power, low-voltage buffers.
Rev. 6 17 September 2015 Product data sheet 1. General description The provides two low-power, low-voltage buffers. Schmitt trigger action at all inputs makes the circuit tolerant to slower input rise
More information74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.
Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage
More informationTC74VCX14FT, TC74VCX14FK
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74CX14FT, TC74CX14FK Low-oltage Hex Schmitt Inverter with 3.6- Tolerant Inputs and Outputs TC74CX14FT/FK The TC74CX14FT/FK is a high-performance
More informationNLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator
Dual 2-Bit Dual-Supply Non-Inverting Level Translator The NLSV22T244 is a dual 2 bit configurable dual supply bus buffer level translator. The input ports A and the output ports B are designed to track
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More informationGate Protection Diode. Part Number Case Packaging DMP3018SSS-13 SO-8 2,500/Tape & Reel
P-CHANNEL ENHANCEMENT MOE MOFET Product ummary Features and Benefits Low On-Resistance BV -3V R (ON) Max 2mΩ @ V G = -V 2mΩ @ V G = -4.5V I Max T A = +25 C -.5A -8.A Low Input Capacitance Fast witching
More information74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs
74LCX16374 Low oltage 16-Bit D-Type Flip-Flop with 5 Tolerant Inputs and Outputs General Description The LCX16374 contains sixteen non-inverting D-type flip-flops with 3-STATE outputs and is intended for
More informationThe 74LVC1G02 provides the single 2-input NOR function.
Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use
More informationLow-power configurable multiple function gate
Rev. 8 23 September 2015 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the
More informationNL37WZ07. Triple Buffer with Open Drain Outputs
Triple Buffer with Open Drain Outputs The N7WZ7 is a high performance triple buffer with open drain outputs operating from a.6 to. supply. The internal circuit is composed of multiple stages, including
More informationNC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output
May 1998 Revised October 2004 NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output General Description The NC7SZ374 is a single positive edge-triggered D-type CMOS Flip-Flop with 3-STATE output
More informationNC7SVU04 TinyLogic ULP-A Unbuffered Inverter
TinyLogic ULP-A Unbuffered Inverter General Description The NC7SVU04 is a single unbuffered inverter from Fairchild s Ultra Low Power-A (ULP-A) series of TinyLogic. ULP-A is ideal for applications that
More information2N7002DW N-Channel Enhancement Mode Field Effect Transistor
2N7002DW N-Channel Enhancement Mode Field Effect Transistor Features Dual N-Channel MOSFET Low On-Resistance Low Gate Threshold Voltage Low Input Capacitance Fast Switching Speed Low Input/Output Leakage
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationI D T A = +25 C SO-8. Top View Pin Configuration. Part Number Case Packaging DMC6040SSDQ-13 SO-8 2,500/Tape & Reel
DVNCE INFORMTION V COMPLEMENTRY PIR ENHNCEMENT MODE MOSFET Product Summary Device BV DSS R DS(ON) Max I D T = +5 C Q N-Channel V mω @ V = V.5 55mΩ @ V =.5V 5. Q P-Channel -V mω @ V = -V -3.9 3mΩ @ V =
More information74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs
February 2001 Revised October 2001 74LCXH162374 Low oltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs General Description The LCXH162374 contains sixteen non-inverting D-type
More information34A 32A. Part Number Case Packaging DMT10H015LCG-7 V-DFN (Type B) 2,000/Tape & Reel DMT10H015LCG-13 V-DFN (Type B) 3,000/Tape & Reel
V N-CHANNEL ENHANCEMENT MOE MOFET Product ummary BV V R (ON) Max 5mΩ @ V G = V 9.5mΩ @ V G = 6V escription and Applications I T C = +25 C 34A 32A This new generation N-Channel Enhancement Mode MOFET is
More informationIs Now Part of. To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers
More informationNL17SH02. Single 2-Input NOR Gate
N7S0 Single -Input NOR Gate The N7S0 MiniGate is an advanced high speed CMOS input NOR gate in ultra small footprint. The N7S0 input structures provide protection when voltages up to 7.0 are applied, regardless
More informationFPF1007-FPF1009 IntelliMAX Advanced Load Products
FPF07-FPF09 IntelliMAX Advanced Load Products Features 1.2 to 5.5 V Input Voltage Range Typical R ON = 30 mω at = 5.5 V Typical R ON = 40 mω at = 3.3 V Fixed Three Different Turn-on Rise Time µs / 80 µs
More informationNL27WZ14. Dual Schmitt Trigger Inverter
N7WZ Dual Schmitt Trigger Inverter The N7WZ is a high performance dual inverter with Schmitt Trigger inputs operating from a.5 to supply. Pin configuration and function are the same as the N7WZ0, but the
More informationLow-power dual Schmitt trigger inverter
Rev. 1 9 October 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. It transforms slowly changing input signals into sharply defined, jitter-free output
More informationThe 74LVC1G11 provides a single 3-input AND gate.
Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input
More informationUNISONIC TECHNOLOGIES CO., LTD
U74LC1G04 UNISONIC TECHNOLOGIES CO., LTD SINGLE INERTER GATE DESCRIPTION The UTC U74LC1G04 is a single inverter gate, it provides the function Y = A. This device has power-down protective circuit, preventing
More information74AHC1G00; 74AHCT1G00
74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input
More information74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs
June 1998 Revised February 2001 74LCX112 Low oltage Dual J-K Negative Edge-Triggered Flip-Flop with 5 Tolerant Inputs General Description The LCX112 is a dual J-K flip-flop. Each flip-flop has independent
More informationSN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY
of 0 Decoder/Driver Open Collector The SN74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain off for
More informationNC7SP05 TinyLogic ULP Inverter (Open Drain Output)
TinyLogic ULP Inverter (Open Drain Output) General Description The NC7SP05 is a single inverter with open drain output from Fairchild s Ultra Low Power (ULP) series of TinyLogic. Ideal for applications
More informationTOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU IN A GND
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7SG02FU 2 Input NOR Gate Features High-level output current: I OH /I OL = ±8 ma (min) at = 3.0 High-speed operation: t pd = 2.4 ns (typ.) at
More informationV N (8) V N (7) V N (6) GND (5)
4-Channel Low Capacitance Dual-Voltage ESD Protection Array Features Three Channels of Low Voltage ESD Protection One Channel of High Voltage ESD Protection Provides ESD Protection to IEC61000 4 2 Level
More informationSN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY
Quad 2 Input Multiplexer The LSTTL/ MSI is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs
More informationTop View. Internal Schematic. Part Number Case Packaging DMT10H025SSS-13 SO-8 2,500/Tape & Reel
V N-CHANNEL ENHANCEMENT MOE MOFET Product ummary BV V R (ON) Max I Max T A = +25 C 23mΩ @ V G = V 7.4A 3mΩ @ V G = 6V 6.5A escription and Applications This MOFET is designed to minimize the on-state resistance
More informationDual supply configurable multiple function gate
Rev. 4 28 October 2016 Product data sheet 1. General description The is a dual supply configurable multiple function gate with Schmitt-trigger inputs. It features three inputs (A, B and C), an output (Y)
More informationMM74HC244 Octal 3-STATE Buffer
MM74HC244 Octal 3-STATE Buffer General Description The MM74HC244 is a non-inverting buffer and has two active low enables (1G and 2G); each enable independently controls 4 buffers. This device does not
More informationNC7SV11 TinyLogic ULP-A 3-Input AND Gate
NC7SV11 TinyLogic ULP-A 3-Input AND Gate General Description The NC7SV11 is a single 3-Input AND Gate from Fairchild s Ultra Low Power-A (ULP-A) series of TinyLogic. ULP-A is ideal for applications that
More information74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate
Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors
More information74ALVC Low Voltage 1.8/2.5/3.3 V 16 Bit Buffer. With 3.6 V Tolerant Inputs and Outputs (3 State, Non Inverting)
Low Voltage.8/2.5/3.3 V 6 Bit Buffer With 3.6 V Tolerant Inputs and Outputs (3 State, Non Inverting) The 74ALVC6244 is an advanced performance, non inverting 6 bit buffer. It is designed for very high
More informationLow-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.
Rev. 1 22 August 2012 Product data sheet 1. General description The is a single buffer and single inverter. Schmitt trigger action at all inputs makes the circuit tolerant of slower input rise and fall
More informationNCV8450, NCV8450A. Self-Protected High Side Driver with Temperature and Current Limit
NCV85, NCV85A Self-Protected High Side Driver with Temperature and Current Limit The NCV85/A is a fully protected High Side Smart Discrete device with a typical R DS(on) of. and an internal current limit
More informationMM74HC154 4-to-16 Line Decoder
4-to-16 Line Decoder General Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high
More informationSingle dual-supply translating 2-input OR with strobe
Rev. 1 10 October 2018 Product data sheet 1. General description The is a single dual-supply translating 2-input OR with strobe inputs. It features two data input pins (A, B), two strobe input pins (STRA,
More informationSchmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION
The MC74AC/74ACT132 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, they have greater noise
More information74VHC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The HC00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent
More informationSingle D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationMC74VHC132. Quad 2 Input NAND Schmitt Trigger
MC74HC32 Quad 2 Input NAND Schmitt Trigger The MC74HC32 is an advanced high speed CMOS Schmitt NAND trigger fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent
More informationNL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.
N27WZ Dual 2-Input AND Gate The N27WZ is a high performance dual 2 input AND Gate operating from a.6 to. supply. Features Extremely igh Speed: t PD 2. ns (typical) at = Designed for.6 to. Operation Over
More informationMM74HC00 Quad 2-Input NAND Gate
MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
More informationNL17SZ17. Single Non-Inverting Buffer with Schmitt Trigger
NL7SZ7 Single Non-Inverting Buffer with Schmitt Trigger The NL7SZ7 is a single Non inverting Schmitt Trigger Buffer in two tiny footprint packages. The device performs much as LCX multi gate products in
More informationLow-power buffer with voltage-level translator
Rev. 1 28 November 2017 Product data sheet 1 General description 2 Features and benefits The provides the single buffer function. This device ensures a very low static and dynamic power consumption across
More informationLow-power triple buffer with open-drain output
Rev. 2 5 October 2016 Product data sheet 1. General description The is a triple non-inverting buffer with open-drain output. The output of the device is an open drain and can be connected to other open-drain
More informationGreen. Pin 1 1 S S S G 2. Bottom View
YYWW Green 3V N-CHANNEL ENHANCEMENT MOE MOFET PowerI3333- Product ummary BV 3V escription R (ON) Max.7mΩ @ V G = V.mΩ @ V G =.V I Max T C = + C A A This MOFET is designed to minimize the on-state resistance
More informationOctal bus transceiver; 3-state
Rev. 2 3 November 2016 Product data sheet 1. General description The is an 8-bit transceiver with 3-state outputs. The device features an output enable (OE) and send/receive (DIR) for direction control.
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More information74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter
Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output
More informationMC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger
MC74AC32, MC74ACT32 Quad 2 Input NAND Schmitt Trigger The MC74AC/74ACT32 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free
More informationMM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
More information7-stage binary ripple counter
Rev. 9 28 April 2016 Product data sheet 1. General description The is a with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).
More information74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.
Rev. 1 18 November 2013 Product data sheet 1. General description The provides the single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant to slower input rise and fall
More informationSN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY
Quad 2 Input Schmitt Trigger NAND Gate The SN74LS32 contains four 2-Input NAND Gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly
More informationMM74HC373 3-STATE Octal D-Type Latch
3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
More informationMM74HC08 Quad 2-Input AND Gate
Quad 2-Input AND Gate General Description The MM74HC08 AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
More informationDrain. Gate. Source. Part Number Qualification Case Packaging BSN20-7 Standard SOT /Tape & Reel BSN20Q-7 Automotive SOT /Tape & Reel
BSN2 N-HANNEL ENHANEMENT MODE FIELD MOSFET Product Summary Features and Benefits NEW PRODUT V (BR)DSS 5V Description R DS(ON) I D T A = +25 1.8 @ V = 1V 5mA 2. @ V = 4.5V 45mA This new generation MOSFET
More informationMM74HC139 Dual 2-To-4 Line Decoder
MM74HC139 Dual 2-To-4 Line Decoder General Description The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications.
More information74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.
Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They
More informationGreen. Features I D T C = +25 C 150A 100A. Pin1. Top View Pin Configuration
Product ummary BV 3V R (ON).mΩ @ V G = V 3.mΩ @ V G = 4.5V escription and Applications I T C = +5 C 5A A This new generation MOFET is designed to minimize R (ON), yet maintain superior switching performance.
More informationMC74AC138, MC74ACT of 8 Decoder/Demultiplexer
1 of 8 Decoder/Demultiplexer The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple
More information74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.
Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified
More informationFigure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT
The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
More information74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.
Rev. 2 12 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More information74AHC1G14; 74AHCT1G14
Rev. 6 18 May 29 Product data sheet 1. General description 2. Features 3. pplications 74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an inverting buffer function with Schmitt
More informationNL17SZ08. Single 2-Input AND Gate
N7SZ08 Single 2-Input AND Gate The N7SZ08 is a single 2 input AND Gate in two tiny footprint packages. The device performs much as CX multi gate products in speed and drive. They should be used wherever
More information74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description
1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description The is a 1-of-2 non-inverting demultiplexer with a 3-state output. The
More information