MPC5777C-416DS. 2 Notes 3 Power 5 CONTROLLER I/O 6 RESET, JTAG, NEXUS & UART 7 MB CONNECTOR 4 CONTROLLER POWER. Rev. Description Date Approved
|
|
|
- Gilbert Russell
- 6 years ago
- Views:
Transcription
1 Table of ontents Notes Power ONTROLLER POWER ONTROLLER I/O RESET, JTG, NEUS & URT M ONNETOR Rev Revisions escription ate pproved Initial raft // avid Erazmus..uF V_US power properties changed // avid Erazmus. On board linear.v LO circuit removed..uf cap PKG changed to. Ext clock and OS circuit removed. and VSS_OS resistors and TP removed.. xtal components connected to. J,,, and removed // avid Erazmus. TEST pin is ed through a ohms resistor.. ENGLK is connected to a header () and terminated with a ohms resistor.. REGSEL pin is connected to header through a K res for PU/P selection. // avid Erazmus MP-S. MOSFET source is connected to VPWR. PORST_ and ESR_ signals replaced with RESET_. OR gate used in the reset sectio removed. V_HV_IO_MIN connected to./v SEL conector.. V_HV_IO_FLE connected to./v SEL conector.. rystal Load ap added. uf/v used in V in changed to uf/v // avid Erazmus. pin Header added to V_HV_IO_JTG. pin Header and net V_HV_IO_FLE removed // avid Erazmus../V sel option removed from.v(o) and VPM connected directly. For reset LE, Reset_ connected to buffer control instead of RST-MU_. // avid Erazmus omponents properties updated // avid Erazmus. Transistor&iode, changed from SQ & SSPL to PMVP & STPSL in.v onboard reg section // avid Erazmus J swapped for easy routing // avid Erazmus ack nnatation // avid Erazmus Release Include PowerS // avid Erazmus Updated S to MLE. Routed MHz LK to J.. Release to gile // avid Erazmus hange R to.k // Steve Harrington utomotive Product Group William annon rive West ustin, T - This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale. esigner: atalin Neacsu [npro] rawn by: atalin Neacsu [npro] pproved: avid Erazmus _ IP lassification: FP: FIUO: PUI: _ rawing Title: MP-S Table of ontents/revisions Size ocument Number Rev SH- PF: SPF- Monday, July, ate: Sheet of
2 .Unless Otherwise Specified: ll resistors are in ohms, %, / Watt ll capacitors are in uf, %, V ll voltages are ll polarized capacitors are aluminumelectrolytic.intrruted lines coded with the same letter or letter combinations are electrically connected..evice type numberis for reference only. the number varies with te manufacturer..special signal usage: _ enotes - ctive-low Signal <> or [] enotes - Vectored SIgnals.Inteepret diagram in accordance with american National Standards Institute specifications, current revision, with the exception of logic block symbology EFULT JUMPER SETTINGS REFES efault escription Header Jumper Page settings Type J &.V Mother board HR MM J & V Mother board HR MM J & V Mother board HR MM J & PM as PS HR MM J &.V Mother board MM J & Reset Enable HR MM J & EUG PULL-UP HR MM J & LIN Master/Slave HR MM J - V HR MIL J - V HR MM & N R J & LIN R & N T HR MIL & LIN T J & N & N HR MIL J OPEN LK SELETION HR MIL J - VIO HR MIL - SOUT - SIN J - SK HR MIL - PS - N,, OPEN ETPU J OPEN IO_[:] HR MIL J OPEN IO P HR MM J - LE En ETPU HR MM J - LE En ETPU HR MM J OPEN S_INT OPEN S_RST HR MIL J & MHz lock HR MM IP lassification: FP: FIUO: PUI: rawing Title: MP-S NOTES Size ocument Number Rev SH- PF: SPF- Monday, July, ate: Sheet of
3 Power supply : onnectors and Regulators Input Power onectors Power supply input and filter External Power feed Test and reference points Test Points.V_SR.V_SR JP JP GT GT GT GT HR HR.V_SR JP JP HR HR.V_SR.V_SR.V_LR.V_SR.V_SR V-IN J ON PWR J T POWER SWITH SW SW SPT SL V-OUT V-OUT L UH PV F VFused Fuse Holder V/.UF PF L- + + UF UF.V_SR.V_LR.V_SR.V_SR JP ON T LE GREEN R. LE GREEN R LE GREEN R R LE GREEN R Q MMTLTG GT GT GT GT GT GT GT TP.V_LR JP HR JP HR JP HR JP HR JP HR JP HR JP HR JP HR JP HR JP HR JP HR Protoype rea Reference Points Test points will be distributed among the EV or ed logically where applicable. PV MRSTG R.K uf uf L uh.uf S_VSENSE VT_L.uF P S_SW_PRE PF R..UF L S_VPRE UH MRSTG uf uf uf uf P P P P P PF R.UF. L.uH R.K SSTG P PF R S_V uf uf uf uf.uf P P P P P.UF P P PF R.K S_V R.K,, R.K J Female M N M ETPU ETPU N_SHL SW SPT SL SW L OHM R.K.UF R.K J HR_ NUPL PF J HR J HR PF R.K S_V.V_SR.V_SR_M R. NL_T NH NL N_TERM VIO R.K R.K S_V R.K TP R efault: -, -. (Terminate N) J NH_T N TERMINTION HR_ PF.uF R.K L E.UF Q P-.UF ZJYSR-P S_VU_E S_VU_ R S_IO S_IO S_IO S_IO S_IO S_IO R_NH R_NL K VSENSE VU_E VU_ VU N_V SELET IO_ IO_ IO_ IO_ IO_ IO_ NH NL LIN SW_PRE SW_PRE _OM OOT_PRE GTE_LS VPRE P R EP SW_ORE OOT_ORE F_ORE OMP_ORE S_ORE_SW S_ORE_OOT S_ORE_F S_ORE_OMP U MLE VORE_SNS V_E V V_ VIO MOSI MISO SLK S MU_OUT INT RST FS EUG R T RL TL pf S_V_E S_V_ VIO S_MOSI S_MISO S_SK S_S S_MU_OUT S_INT_ S_RST S_FS_ S_EUG.UF R.K J HR S_VPRE R.K R.K LE ORNGE J S_VPRE VEH HR R.K E J HR P- Q R.K VIO S_V K R VIO.uF.UF R.K PF S_V S_V J HR J HR J HR S_INT_ S_RST S_V.V_SR.V_SR_M J NMI SOUT_MU SIN_MU SK_MU PS_MU N_MU ETPU, N PS SK SIN SOUT WKPFG, RESET_, P HR_ LIN ON PLUG J efault: - (Master Mode) J HR MSTER/SLVE LIN_MS LIN PF R.K W MMST efault: -, -, -, - (N and LIN connect to the Mother oard) S_N_R S_N_T S_LIN_R S_LIN_T N_T N_R J HR LIN_T LIN_R NT NR T R NT NR M_N_R M_N_T M_LIN_R M_LIN_T T R IP lassification: FP: FIUO: PUI: rawing Title: MP-S POWER Size ocument Number Rev SH- PF: SPF- Monday, July, ate: Sheet of
4 MU Power and.v Regulator J.V_SR_M.V_SR_O.V_SR_O S_V VSSPM V_MIS.V_SR.UF J HR PF.V_SR VFL HR_ V_PM J.K HR.UF PF J HR.V_SR J.V_SR HR VSTY.uF.uF R V_PM V_S V_EQ VPWR VRH_S.uF.uF REGTL V_PM V_S V_MIS V_EQ VPWR VFL VSTY.V_SR VRH_S VSS_S.UF W Y E E N M.UF VSS_EQ.UF UE.UF REGSEL REGTL V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ VPM.UF V_S V_MIS V_EQ_ V_EQ_ VPWR VFL VSTY VRH_S VRL_S VRL_EQ PF VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VE_ VEH_ VEH_ VEH VEH_ VEH_ VEH_ VEH_ VEH_ VEH_ VEH_ VEH_ VE VEH N P P R R T T T T U U U W VE VE VEH + OT-(RS) PPKMME PF PF PF P F F N E M F F PF PF VEH.V_SR VEH VEH VEH VEH VEH VEH.V_SR PF PF J HR J HR.V_SR.V_SR.V_SR VEH VEH VEH.UF.UF.uF.UF.UF.uF.UF.UF.uF HR_ J VEH VEH VEH.UF.UF.uF.UF.UF.uF.UF.UF.uF.V_SR.UF.UF.UF.UF.V_SR J HR.UF PF.V_SR.uF J HR EFULT JUMPER SETTINGS REFES efault settings escription Header Jumper Type J & V_LR to V HR MM J & V_MIS Selection HR MM J & V_S Selection HR MM J & VRH_S Selection HR MM J & V_EQ Selection HR MM J & Selection HR MM J &.V Mother board HR MM J & VSTY to HR MM J & V Mother board HR MM J & REGSEL to HR MM J & V Mother board HR MM J &.V_SR_O HR MM J &.V_SR_M HR MIL J & Reset Enable HR MM J & V Mother board HR MM J OPEN VFL Selection HR MM J &.V Mother board HR MM J & V Mother board HR MM & VEH Selection & VEH Selection J & VEH Selection & VEH Selection HR_ MIL & VEH Selection & VEH Selection HR HR.V_SR.V_SR J V_PM.uF.UF PF VSSPM V_V V_S J.V_SR.uF.UF J.V_LR HR VSS_S.uF.UF J HR VSS_EQ PF V_EQ PF J HR J HR VRH_S.UF PF VSS_S.UF PF VSS_EQ.UF PF UF M VSS_ M VSS_ M VSS_ M F VSS_ M F VSS_ VSS_ M E VSS_ VSS_ M E VSS_ VSS_ M VSS_ VSS_ L VSS_ VSS_ L VSS_ VSS_ L U VSS_ VSS_ L U VSS_ VSS_ L U VSS_ VSS_ L U VSS_ VSS_ L U VSS_ VSS_ L T VSS_ VSS_ K T VSS_ VSS_ K T VSS_ VSS_ K T VSS_ VSS_ K T VSS_ VSS_ K R VSS_ VSS_ K R VSS_ VSS_ K R VSS_ VSS_ K R VSS_ VSS_ R VSS_ VSS_ R VSS_ VSS_ P VSS_ VSS_ P VSS_ VSS_ P VSS_ VSS_ P VSS_ VSS_ P VSS_ VSS_ P VSS_ VSS_ N VSS_ N VSS_ N VSS_ VSSSYN N VSS_ N VSS_ VSSPM N VSS_ VSSPM N VSS_ VSS_ VSS_EQ VSS_EQ VSS_S VSS_S + OT-(RS) PPKMME R VSSPM R R VSS_EQ R VSS_S Onboard.V Switching Regulator VPWR VPWR K R uf PMVP REGTL_ REGTL_ Q.V_SR_O L. UH J HR uf STPSL REGTL.V_SR_O V_PM NJT R Q.uF.UF HR J VPWR.V_SR.V_SR.UF PF.uF IP lassification: FP: FIUO: PUI: rawing Title: MP-S ONTROLLER POWER Size ocument Number Rev SH- PF: SPF- Monday, July, ate: Sheet of
5 ONTROLLER I/O U U Page - Group Group N_S N_S N_S N_S N_MU N N N N N N N N N N N N_S N_S N_S N_S N_S N_S N_S N_S N N N N N N N N N N N N N N N N N_S N_S N_S N_S N_MU N N N N N N N N N N N N_S N_S N_S N_S N_S N_S N_S N_S N N N N N N N N N N N N N N N N N/S N/S N/S N/S N N N N N N N N N N N N N/S N/S N/S N/S N/S N/S N/S N/S N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N N/N NR/R/MNR/GPIO E NT/T/MNT/GPIO F NR/PS/GPIO NT/PS/GPIO NR/PS/RE/GPIO E NT/PS/GPIO F NR/MNR/GPIO NT/MNT/GPIO EMIOS/ETPU/RH_/GPIO E EMIOS/ETPU/RH_/PSE/GPIO F EMIOS/ETPU/RH_/PSE/GPIO EMIOS/ETPU/RH_/PSE/GPIO E EMIOS/ETPU/RH_/GPIO E EMIOS/ETPU/RH_/GPIO F EMIOS/ETPU/RH_/GPIO EMIOS/ETPU/RH_/GPIO EMIOS/SK/GPIO E EMIOS/SIN/GPIO F EMIOS/SOUT/GPIO F EMIOS/SOUT/GPIO E EMIOS/ETPU/MNT/RH_/GPIO F EMIOS/ETPU/MNR/RH_/GPIO E EMIOS/ETPU/RH_/GPIO EMIOS/ETPU/RH_/GPIO EMIOS/ETPU/RH_/GPIO F EMIOS/ETPU/RH_/GPIO E EMIOS/ETPU/RH_/GPIO EMIOS/ETPU/RH_/GPIO EMIOS/PS/GPIO F EMIOS/PS/GPIO E EMIOS/PS/GPIO EMIOS/PS/GPIO EMIOS/PS/GPIO F EMIOS/PS/GPIO E EMIOS/PS/GPIO EMIOS/PS/GPIO NR P[] NT P[] NR P[] NT P[] NR NT NR PG[] NT PE[] EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS NR Page - NT Page - NR NT NR NT NR NT EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS Page EMIOS - EMIOS Page - EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU Page ETPU - ETPU Page - ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU Page - EVTI_ Page - EVTO_ Page - MKO Page - RY Page - MSEO_ Page - MSEO_ ETPU T ETPU T ETPU T ETPU R ETPU R ETPU R ETPU R ETPU P ETPU P ETPU P ETPU P ETPU N ETPU N ETPU N ETPU M ETPU M ETPU U ETPU U ETPU U ETPU U ETPU V ETPU V ETPU V ETPU W ETPU W ETPU W ETPU V ETPU Y ETPU Y ETPU Y ETPU ETPU T U T R MSEO_ U MSEO_ T ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/ETPU/GPIO ETPU/PS/GPIO ETPU/PS/GPIO ETPU/PS/GPIO ETPU/PS/GPIO ETPU/GPIO ETPU/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO ETPU/RH_/GPIO EVTI EVTO MKO RY MSEO MSEO ETPU/SIN/RH_/GPIO M ETPU/SOUT/RH_/GPIO L ETPU/SK/RH_/GPIO L ETPU/PS/RH_/M/GPIO L ETPU/PS/RH_/M/GPIO L ETPU/PS/M/GPIO K ETPU/PS/M/M/GPIO K ETPU/PS/M/M/GPIO K ETPU/PS/M/M/GPIO K ETPU/R/GPIO J ETPU/T/GPIO J ETPU/R/SIN_PSI/GPIO J ETPU/T/SOUT_PSI/GPIO J ETPU/RF/GPIO H ETPU/TF/RH_/GPIO H ETPU/MNT/RH_/GPIO H ETPU/MNR/RH_/GPIO H ETPU/IRQ/SIN_PSI/RH_/GPIO G ETPU/IRQ/SOUT_PSI/RH_/GPIO G ETPU/IRQ/MNT/GPIO G ETPU/IRQ/GPIO G ETPU/IRQ/SENT_/GPIO F ETPU/PSE/SENT_/GPIO F ETPU/PSE/SENT_/GPIO F ETPU/PSE/SENT_/GPIO E ETPU/PSE/SENT_/GPIO E ETPU/SENT_/TRLK/GPIO E ETPU/SENT_/GPIO N ETPU/WKPFG/SIPI_RN/GPIO/NMI ETPU/OOTFG/SIPI_RP/GPIO/IRQ N TK TI TO JOMP R TEST ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU Page ETPU ETPU - ETPU Page ETPU - ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU WKPFG WKPFG Page OOTFG FG -, Group OOTFG TK Page - TI Page - TO Page - Page - JOMP Page - R N_S N_S N_S N_S N_S N_S N_S N_S N N Page Group - N N N N N N N N N N N N N N SENT_ N_S N_S N_S N_S N_S N_S N_S N_S N N N N N N N N N N N N N N N N SENT_ N/S N/S N/S N/S N/S N/S N/S N/S N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS N/GPI/ETPU/EMIOS SENT_/N/GPI L ETPU/ETPU/GPIO L ETPU/ETPU/GPIO ETPU/ETPU/RH_/GPIO L ETPU/ETPU/RH_/ERROR/GPIO K ETPU/ETPU/RH_/GPIO K ETPU/ETPU/RH_/GPIO K ETPU/ETPU/RH_/GPIO K ETPU/ETPU/RH_/GPIO J ETPU/ETPU/RH_/GPIO J ETPU/ETPU/RH_/GPIO J ETPU/ETPU/RH_/ERRORIN/GPIO J ETPU/ETPU/RH_/ERROR/GPIO H H ETPU/PS/GPIO H ETPU/PS/GPIO H ETPU/PS/GPIO ETPU/PS/MNT/GPIO G ETPU/PS/GPIO G ETPU/PS/GPIO G ETPU/PS/GPIO G ETPU/PS/MNR/GPIO F ETPU/IRQ/GPIO F ETPU/IRQ/GPIO F ETPU/IRQ/RH_/GPIO F ETPU/IRQ/RH_/GPIO E ETPU/IRQ/RH_/GPIO E ETPU/IRQ/RH_/GPIO E ETPU/IRQ/RH_/GPIO E ETPU/IRQ/RH_/GPIO ETPU/PS/RH_/GPIO ETPU/PS/RH_/GPIO ETPU/PS/RH_/GPIO ETPU/PS/RH_/GPIO ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU, ETPU, ETPU ETPU Page -, ETPU ETPU ETPU ETPU ETPU ETPU ETPU Page -, ETPU Page -, ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU FE_R FE_T FE_R FE_T FE_T_EN FE_R_V FE_TLK_REFLK ETPU ETPU ETPU ETPU ETPU R RESET RESET_ Page -, RSTOUT RST_OUT_ Page - + OT-(RS) PPKMME U P[] FE_R F P[] FE_T FE_R/SENT_/GPIO TRLK P[] FE_R TRLK Page TRLK Misc - F FE_T/SENT_/GPIO TRLK/IRQ/GPIO L PE[] FE_T TRLK FE_R/SENT_/GPIO TRLK/IRQ/GPIO T TRLK P[] FE_T_EN TRLK E FE_T/SENT_/GPIO TRLK/IRQ/N/GPI PM[] FE_R_V E FE_TEN/SENT_/GPIO FE_R_V/SENT_/GPIO FE_TLK_REFLK/SENT_/GPI REFYP.UF REFYP.UF ETPU ETPU ETPU/SENT_/N/GPI ETPU ETPU/SENT_/N/GPI REFYP.UF ETPU F ETPU/SENT_/N/GPI REFYP.UF ETPU/IRQ/SENT_/N/GPI + OT-(RS) PPKMME U + OT-(RS) PPKMME HR J PM PM[],PM[] PM MM Jumper Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO Page - MO PM Page Page - - MO PS Page Page - - MO PM PS PS PS PS PS SPI PS MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO PS PS PS P[] PS P[] PS PM[] PS U U V V V V W W W Y Y Y Y E E E PS MO/GPIO PS/SOUT LVS_N/GPIO E PS MO/GPIO PS/T/GPIO PS MO/GPIO PS/SK LVS_P/SK/GPIO E PS MO/TE/GPIO PS/SK LVS_N/SIN/GPIO PS MO/GPIO PS/MNT/SOUT LVS_P/SOUT/GPIO F PS MO/GPIO PS/MNR/SOUT LVS_N/PS/GPIO E MO/GPIO MO/GPIO PLLFG MO/GPIO PLLFG/IRQ/ETPU/SIPI_TN/GPIO R PLLFG MO/GPIO PLLFG/IRQ/SOUT/SIPI_TP/GPIO P PLLFG MO/GPIO PLLFG/ETPU/PSE/SIPI_REFLK/GPIO P MO/GPIO M R MO/GPIO R/GPIO M T MO/GPIO T/GPIO MO/GPIO R PE[] MO/GPIO R/PS/GPIO N T PE[] T/PS/MNR/GPIO P R P[] PS/PS/GPIO R/GPIO T P[] PS/PSE/GPIO T/ETRIG/GPIO F PS/SOUTE/FE_T/FE_RER/GPIO SK PS/SINE/FE_MIO/T/GPIO SK/PS/MNT/SENT_/GPIO F SIN PS/SKE/TE/FE_RLK/GPIO SIN/PS/GPIO SOUT PS/ETRIG/R/FE_T/GPIO SOUT/PS/GPIO PS PS Page SPI - PS PS PS PS PLLFG PLLFG Page FG - Group PLLFG R Page - T Page - R Page - T Page - R T SK SIN SOUT HR J.V_SR R.K Y Tri-State V Output MHz.V_SR PF.V_SR R LK_MHZ PK FE_TLK_REFLK J HR LK_MHz_M.PF Y MHZ.PF Loop ontrolled Pierce Oscillator ircuit Page - R.M PS_MU PS PS PS PS PS R JP HR PS_MU PS PK[] PS F PS P[] PS PM[] PS F ETL TL ENGLK R M PS/PS/GPIO PS/PS/GPIO PS/SOUT/SENT_/FE_R/GPIO PS/SIN/SENT_/GPIO PS/SK/SENT_/FE_M/GPIO PS/PS/SENT_/FE_R/GPIO ETL TL ENGLK N_ N_M + OT-(RS) PPKMME E SK_MU SK/GPIO E SIN_MU SIN/GPIO F SOUT_MU SOUT/GPIO SK SK/SK LVS_P/GPIO SIN SIN/SK LVS_N/GPIO E SOUT SOUT/SOUT LVS_P/GPIO F EMIOS EMIOS/ETPU/RH_/PSE/GPIO F EMIOS EMIOS/ETPU/RH_/GPIO EMIOS EMIOS/IRQ/NT/RH_/GPIO EMIOS EMIOS/IRQ/NR/RH_/GPIO SK_MU Page SPI - SIN_MU Page - SOUT_MU Page - SK SIN SOUT EMIOS EMIOS Page EMIOS - EMIOS EMIOS ETPU, ETPU, J J HR R.K LE GREEN HR R.K LE GREEN IP lassification: FP: FIUO: PUI: rawing Title: MP-S ONTROLLER I/O Size ocument Number Rev SH- PF: SPF- Monday, July, ate: Sheet of
6 RESET, JTG, NEUS & URT.V_SR R.K RST-SW_ R LE ORNGE Reset ircuit USR RESET LE.V_SR U MHG Reset-In isable.v_sr RST-SW_ RST_OUT_ TP RST_OUT_ RST-SW_ RESET_ RST_OUT_ RESET_ Page -, SW EVQPKM V MM Jumper R.K J HR R.K RESET_ J HR MM Jumper U MHG U MHG MU RESET LE RE.V_SR R U MHG JTG interface Nexus interface US_TYPE_ US/URT TRNSEIVER V_US V_HV_IO_JTG PF TI TO TK EVTI_ RESET_ RY Place PS as close to connector pins as possible but do NOT fit caps at board assembly. J.V_SR V_HV_IO_JTG.V_SR MM Jumper HR PF J ON_ V_HV_IO_JTG R.K JOMP R.K TP.V_SR J S TK TI TO JOMP RY EVTI_ EVTO_ RESET_ RST_OUT_ TP TP TP TP TP TP MO MO S ON TO MSEO_ MSEO_ EVTO_ MO MKO MO RY MSEO_ MO MSEO_ MO MKO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO TO TK TI JOMP EVTO_ MKO RY MSEO_ MSEO_ EVTI_ MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO MO TK TI JOMP EVTI_ - + G V J S S F V_US V_US_F L OHM. Ohms ifferential L OHM.UF US_T_M US_T_P.UF.uF PF PF VIO.UF.UF VIO U VIO V USM USP N N N N N RESET# N OSI OSO VOUT EP TEST FTRQ T R RTS# TS# TR# SR# # RI# US US US US US.K.K R R R T IP lassification: FP: FIUO: PUI: rawing Title: MP-S RESET, JTG, NEUS & URT Size ocument Number Rev SH- PF: SPF- Monday, July, ate: Sheet of
7 UGHTER R TO MOTHEROR ONNETOR J J.V_SR_M.V_SR_M TRLK TRLK TRLK TRLK TRLK TP TRLK TP TP TP TP P P NT NR TP LK_MHz_M.V_SR_M.V_SR_M P P PS PS WKPFG PLLFG Page -, WKPFG PLLFG OOTFG PLLFG OOTFG P P PLLFG Page - M_N_R P M_N_T Page - PS P P FE_R P P FE_R FE_T_EN FE_T.V_SR_M.V_SR_M PE PE PE NT Page - M_LIN_R M_LIN_T Page - PE FE_T.V_SR_M.V_SR_M NR NR NT NT SH match J on PG EMIOS NR EMIOS Page i- the mother board.v_sr_m.v_sr_m EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS EMIOS PK PK EMIOS PK PS Page -, Page -,.V_LR ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_SR_M ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_SR_M ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_SR_M ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU V_HV_IO_MIN ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_LR ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU Page -, ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_SR_M ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_SR_M ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU.V_SR_M ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU V_HV_IO_MIN ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU ETPU i SH match J on the mother board ON SKT.V_LR PM FE_R_V PS PS PM PM SK SK SOUT SOUT PS Page - PS PM EMIOS PM PLLFG RST-SW_ Page - RST-SW_ SK Page - SK SOUT Page - SOUT PS PS PS PS PS PS SIN SIN.V_SR_M.V_SR_M N_S N_S N_S N_S N N N N N N N N N N N N.V_SR_M N_S N_S N_S N_S N_S N_S N_S N_S N N N N N N N N.V_SR_M N N N N N N N N N_S N_S N_S N_S N_S N_S N_S N_S V_HV_IO_MIN N N N N N N N N N N N N N N N N SH SH SH SH SH SH SH SH SH SH SH SH SH SH SH SH ON SKT J.V_LR PM PS PM PM PM PS SIN SIN PS PS PS PM PS PS SIN SIN Page - PS PS PS PS PS PS SK SK SOUT SOUT N_S N_S.V_SR_M N_S N_S N N Page - N N N N N N N N N N_S N N_S.V_SR_M N_S N_S N_S N_S N_S N_S N N N N N N N N N N.V_SR_M N N N N N N_S N N_S N_S N_S N_S N_S N_S N_S N N V_HV_IO_MIN N N N N N N N N N N N N N SENT_ N SENT_ SH SH SH SH SH SH SH SH SH SH SH SH SH SH SH SH.V_SR_M.V_SR_M T TP.V_SR_M.V_SR_M.V_SR_M P SH SH SH SH SH SH SH SH ON SKT SH SH SH SH SH SH SH SH ON SKT J SH SH SH SH SH SH SH SH SH SH SH SH SH SH SH SH.V_SR_M.V_SR_M TP P R.V_SR_M TP.V_SR_M.V_SR_M TP TP TP TP TP TP HR J.V_SR V_HV_IO_MIN.V_SR MM Jumper.V_SR_M.V_SR_M.V_SR_M.V_LR V_HV_IO_MIN.V_SR_M.V_SR_M.V_SR_M.V_LR V_HV_IO_MIN IP lassification: FP: FIUO: PUI: rawing Title: MP-S M ONNETOR Size ocument Number Rev SH- PF: SPF- ate: Monday, July, Sheet of
Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES
Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:
Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA
Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive
2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM
Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to
S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.
Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T
Revisions. Prototype Release J.H. 21 May 12
Table of ontents Notes lock iagram MP MU in SKT MP MU Power, RST, LIN, N JTG & NEXUS M onnections M onnections Rev X escription Prototype Release Revisions Update from VT - hange shunt on J to pins - -
1. Changes made as per TRD (Reference Design-27514) 2. Added a Filter Bead L209 to VSS_LV_NEXUS. Initial PPL Release. 15 Mar 13.
Table of ontents Notes lock iagram MP MU PRT MP MU PRT Power, RST, LIN, N, SIPI JTG & NEUS M onnections Revisions Rev hange escription ate pproved. hanges made as per TR (Reference esign-). dded a Filter
X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies
Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested
FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13
Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister
3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)
NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This
FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate
Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09
Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with
FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Revisions Initial raft ate 0/0/ pproved M. NORMN Release to production 0/0/ M. NORMN X hanges made
AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11
Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &
FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev Revisions & hange Log escription ate Initial raft Feb// pproved listair * MU Pin assignments changed for Feb// listair
NXP Automotive S12ZVMBEVB C U S T O M E R E V B
NXP utomotive SZVMEV U S T O M E R E V Table of ontents 0 PWR SUPPLY / LIN INTERFE 0 ZZVM MU 0 MOTOR ONTROL 0 NLOG SENSE 0 USER PERIPHERLS 0 OSM Revisions Rev escription X Initial raft 00 Release Prototype
CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N
P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,
L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE
LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE
Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.
lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI
Quickfilter Development Board, QF4A512 - DK
Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U
REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.
Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P
HF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
Revisions Rev Description X1 A. Designer J.Sanchez J.Sanchez B Initial Release J.Sanchez. Prototype C A U T I O N :
SKEV-Q U S T O M E R E V Table of ontents TITLE N NOTES Notes and lock iagram SK MU OPEN S Power Supply/SW I/Os HEERS Revisions Rev escription X Prototype esigner J.Sanchez J.Sanchez Initial Release J.Sanchez
RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
Calypso Customer EVB 324 BGA Daughter Card (X-MPC574XG-324DS)
alypso ustomer EV G aughter ard (X-MPXG-S) Table Of ontents: Power - alypso power pins footprint Power - alypso ecoupling apacitors GPIO - alypso GPIO pins of GPIO - alypso GPIO pins of locks us Termination
EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface
EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P
B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
[K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio
PTN3356 Evaluation and Applicaiton Board Rev. 0.10
E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,
KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.
R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument
FREEDOM KL26Z. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft. * MCU Pin assignments changed for Feb/18/13 Alistair Pins 57-64
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X X Revisions & hange Log escription ate pproved Initial raft Feb// listair * MU Pin assignments changed for Feb//
Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N
NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)
Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
Generated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP
MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER
Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS
+V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST
SVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
DO NOT POPULATE FOR 721A-B ASSY TYPE
V R 0 R 0 R 0 R 0 R 0 R 0 TP TP pf 000pF 000pF 000pF R R R R R K % 0.0uF R.0K % 000pF IFFOUT pf R K % R 0 0 UVJ R K % U LTUH PLLIN PLLFLTR F IFF IFFOUT SENSE SENSE SENSE RUN/ UVJ SGN LKOUT OOST TG G OOST
Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page
Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient
All use SMD component if possible
R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off
Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header
esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use
MT9V128(SOC356) 63IBGA HB DEMO3 Card
MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex
Renesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1
SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_
Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.
PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)
EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.
P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using
NOTE: please place R8 close to J1
Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header
THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board
anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H
ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B
IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN
SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:
R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS
Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.
Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE
PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]
![PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]](/thumbs/77/75221431.jpg "PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]")
STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]
AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index
XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please
VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring
THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia
MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia
J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2
VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN
Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.
lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,
3JTech PP TTL/RS232. User s Manual & Programming Guide
JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,
PAGENET88 ZONE PAGING SYSTEM
SERVIE INFORMTION PGENET ZONE PGING SYSTEM ONTENTS: OPERTION MNUL SHEMTI IGRMS pin WIRING ustralian Monitor lyde Street, Silverwater NSW ustralia + www.australianmonitor.com.au PageNet Zone Paging System
LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND
R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER
nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.
nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink
USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2
INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.
Reference Schematic for LAN9252-HBI-Multiplexed Mode
Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
CD300.
00 Service Information www.laney.co.uk 9 9 -V J R9 N N N R R K K U/0V I R K U/0V R R R K K K N N R0 V U/0V 0 U/0V R 0K R 0K U/0V W 00K R9 M I R 00 U/0V 9 W W0K R 0K R K 0 0 R K W W0K K R0 MP K U/0V R 0K
VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL
1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?
L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?
H-LCD700 Service Manual
H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug
XIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.
EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO
DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.
R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H
Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD
fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx
MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K
REVISION REOR EO NO: PPROVE: TE: V_I R 0K.V_REF V 0.uF _SHN V_IN GN GN U GN V_OUT_F V_OUT_S GN LT 0uF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT.V_REF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT 9 00pF
SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6
0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP
DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2
SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_
AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115
PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.
RTL8211DG-VB/8211EG-VB Schematic
RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG
ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H
V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H
Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.
Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT
Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board
EFM Wonder Gecko MU Plugin oard Function Page History Rev. escription Front Page EFM Microcontroller Initial Version. Imported from GG MU Plugin oard. EFM Power EFM onnectors Signal ssignments # Signal
USB INTERFACE PAGE 6 ADS4449/ADS58H40 INTERFACE CONNECTOR TO TSW1400 PAGE 7
POWER SUPPLY PGE US INTERFE PGE SM PGE THS PGE S/SH LMH PGE SM PGE PGES, & SM PGE THS PGE LMH PGE SM PGE INTERFE ONNETOR TO TSW PGE SH, S MP I/F RWN Y: JV SMITH -- ENGINEER: Q IHON -- Size ocument Number
SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.
THIS RWIN IS THE PROPERTY OF NLO EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IRT, OR USE IN FURNISHIN INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLO EVIES. THE
0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND
+V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0
PA50 Amplifier Operation and Maintenance Manual
Eclipse Series RF Technology rfinfo@rftechnology.com.au October 00 Revision PA0 Amplifier Operation and Maintenance Manual This manual is produced by RF Technology Pty Ltd 0/ Leighton Place, Hornsby NSW
SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS
THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT
Channel V/F Converter
00 Wesbrook Mall Vancouver,.., anada VT - 0 -Nov-000 :: H:\0\sheet_.SH wg. No.: ate: File: Revision: Sheet of Time: 0 hannel V/F onverter wg List: rawn y: P. ennett isk: 0 0 0 J IN+ IN- IN+ IN- IN+ IN-
Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V
PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK
For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!
JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z
20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.
THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT
CONTENTS: REVISION HISTORY: NOTES:
ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry