#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N
|
|
|
- Damon McCarthy
- 6 years ago
- Views:
Transcription
1 P REVISION REOR J SP RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS, 0,, RE USE IN ESIGNS THT HVE HIGH NOISE LEVELS. USE pf - 00pF PS S NEEE NORTH - LERT - RY - FULT - ONV - ELL - ELL - SLK 8 - S 9 - SO 0 - SI 0 # # # # # # # # # R99 R00 R0 R0 R0 R0 R0 R0 # # # R98 R0 R08 R09 -ONV_N ONV_N -RY_N RY_N -LERT_N P0 80 0P/IL # NORTH LERT_N -FULT_N -VT VT FULT_N 9 -SLK_N SLK_N -SO_N SO_N -SI_N SI_N -S_N S_N UTION HIGH VOLTGE 0.00uf 0V INIVIUL GROUN PLNES RE NEESSRY FOR PROPER NOISE REJETION N STILITY OF THESE IRUITS NOTE: The ground reference per circuit block is unique The most negative connection of ELL0 is the ground reference for each chip. O NOT connect ground references from different chips TIE POINTS are to be shorted with a copper trace after routing Only the ground reference ELL0 of circuit is safe to connect non-isolated test equipment grounds. LTR EO NO: PPROVE: TE: ELL 8 + ELL + ELL + ELL + ELL + ELL + ELL - TP JP8 JP JP JP JP JP R K 0.% R K 0.% R K 0.% R K 0.% R9 K 0.% R K 0.% -ELL -ELL -ELL -ELL -ELL -ELL -ELL0 ELL ELL ELL ELL ELL ELL ELL0 QPL_IRUIT SHEET- LOTE R, R, R, R LOSE TO THE MOST NORTH I R8 R ONV_S RY_S LERT_S FULT_S SLK_S SO_S SI_S S_S uf 0V J SP RE N_JK P 90-00_-POS TP GROUN PLNE OF IRUIT GROUN PLNE OF IRUIT EXTEN THE GROUN PLNE UNER THE SOUTH OMM LINES TO JUST ELOW THE NORTH OMM PINS OF THE HIP ELOW R -VT -ONV_S -RY_S -LERT_S -FULT_S R R R K K K R0 K -ONV_N ONV_N -RY_N RY_N -LERT_N LERT_N -FULT_N FULT_N -SLK_S -SO_S -SI_S -S_S R K R R R K K K -SLK_N SLK_N -SO_N SO_N -SI_N SI_N -S_N S_N uf 0V ELL + ELL + ELL 0 + ELL 9 + ELL 8 + ELL + ELL - TP R0 R0 JP JP JP0 JP9 JP8 JP R9 K 0.% R K 0.% R9 K 0.% R K 0.% R K 0.% R09 K 0.% -ELL -ELL -ELL -ELL -ELL -ELL -ELL0 ELL ELL ELL ELL ELL ELL ELL0 ONV_S LOTE R0, R, R, R LOSE TO THE MOST SOUTH I QPL_IRUIT SHEET- LOTE R9, R9, R9, R9 LOSE TO THE MOST NORTH I RR_S LERT_S FULT_S SLK_S SO_S SI_S S_S ISO/OMMS VSIG FULT LERT RY ONV SHEET- P MT00-HEER-0PIN VSIG FULT LERT RY ONV GN MOSI 8 MISO 9 S 0 SLK J SP RE N_JK 0.00uf 0V GROUN PLNE OF IRUIT GROUN PLNE OF IRUIT R8 -ONV_S R8 K -ONV_N -RY_S -RY_N -LERT_S -LERT_N -FULT_S R9 R9 R9 K K K -FULT_N -SLK_S R8 K -SLK_N -SO_S R9 K -SO_N -SI_S R8 K -SI_N -S_S R8 K -S_N 0.00uf 0V -FULT -LERT -RY/TX -ONV/RX -SPI-MISO -SPI-MOSI -SPI-SLK -SPI-SS US-V I-SL I-S SPI-MISO SPI-SLK SPI-SS SPI-MOSI P 0P/IL SL GN S V MISO V 8 SLK MOSI 9 0 S GN SHUNT, EON, PHR U,LK MP part number# 88- istributor - igikey ELL + ELL + ELL + ELL + ELL + ELL + ELL _-POS TP TP JP JP JP JP JP JP R K 0.% R K 0.% R K 0.% R K 0.% R9 K 0.% R K 0.% -VT -ELL -ELL -ELL -ELL -ELL -ELL -ELL0 ELL ELL ELL ELL ELL ELL ELL0 ONV_N RY_N LERT_N FULT_N LOTE R8, R8, R8, R8 LOSE TO THE MOST SOUTH I SLK_N QPL_IRUIT SHEET- S0_N SI_N S_N GPIO FULT LERT RY ONV SPI-MISO SPI-MOSI SPI-SLK SPI-SS -GPIO -FULT -LERT -RY/TX -ONV/RX -SPI-MISO -SPI-MOSI -SPI-SLK -SPI-SS P 0P/IL V+ J PJ-0 ONN JK POWER.MM P FEET/Mounting holes X X X X FIUIL_MRK TP FIUIL_MRK TP J SP0 0 - LK N_JK LL RESISTERS % UNLESS NOTE rawing and circuit design subject to change without notice. opyright (c) 00 Texas Instruments, Inc. ll rights reserved. R9 R PITORS,, 0, RE USE IN ESIGNS THT HVE HIGH NOISE LEVELS. USE pf - 00pF PS S NEEE # - Populate these components to stack south Use k Resistors or adjust as needed Header - Molex 90-0 # - Remove these components to stack south UTION HIGH VOLTGE -ONV_S ONV_S -RY_S RY_S -LERT_S LERT_S # # # # # # # # # # # # R R R R8 R9 R0 R R R R R R -FULT_S P 9 # 0P/IL SOUTH FULT_S 80 -SLK_S SLK_S -SO_S S0_S -SI_S SI_S -S_S S_S 0 SOUTH - LERT - RY - FULT - ONV - VSS - VSS - SLK 8 - S 9 - SO 0 - SI SHEET RWN: GORON VRNEY HEKE: QULITY ONTROL: RELESE: /0/00 OMPNY: TITLE: FIUIL_MRK TP FIUIL_MRK TP Texas Instruments bqplevm- Stack esign Industrial Grade OE: SIZE: RWING NO: REV: HP0 SLE: 0//00 SHEET: OF
2 9 REVISION REOR -ONV_N [] -RY_N [] -LERT_N [] -FULT_N [] -SLK_N [] -SO_N [] -SI_N [] -S_N [] GROUN PLNE OF IRUIT GROUN PLNE OF IRUIT LTR EO NO: PPROVE: TE: R9 R PITORS,,, 0 RE USE IN ESIGNS THT HVE HIGH NOISE LEVELS. USE pf - 00pF PS S NEEE ** - Locate these components very close to U. UTION HIGH VOLTGE 0 R9 RESISTORS R9, R, N R9 RE USE TO INRESE THE URRENT LEVELS IN THE VERTILE OMMS LINES IN ESIGNS THT HVE HIGH NOISE LEVELS OR LONG LE LENGTHS IN THE VERTILE OMMS USE.0MEG RESISTORS WHEN NEEE. R ** P0 Z SO- -VT [] SLVE MOE - REMOVE R N R S - USE 00K RESISTOR IN R FOR SLVE MOE HOST MOE - REMOVE R N R H - USE RESISTOR IN R FOR HOST MOE ELL + ELL + ELL + ELL + ELL + ELL + ELL - [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL0 R8 RES 9 Z.V 00mW Q9 SO- R RES 0 Z9.V 00mW SO- Q8 R RES Z.V 00mW SO- Q Z.V 00mW Z0.V 00mW Z8.V 00mW R M % R M % R0 M % R8 ** R R8 ** R R ** R R ** T T V V V V 9 8 ONV_N RY_N LERT_N FULT_N SLK_N SO_N SI_N S_N U 0 TEST bqpltppq HSEL R S R H UX REG0 TS+ GPI- TS- TS+ GPI+ TS- N N N GPIO FULT_H LERT_H RY_H ONV_H -LO [] **.uf 0V P uf V J0- J- J- J uf V T R0.8K % R.8K % THERMISTOR NT 0K OHM % 00 PNSONI PRT NUMER # ERT-JVG0F T-, T-, pair on 0.00" spacing 9 R 0K % =K NT00 R.K % T- T- R R T R 0K % =K NT00 R.K % T- T- R8 00K R9 00 LTW-9TL White LE R.K Q N00K_ -GPIO [] -FULT [,] -LERT [,] -RY/TX [,] -ONV/RX [,] R RES Z.V 00mW SO- Q R RES 9 Z.V 00mW SO- Q Z.V 00mW Z.V 00mW R0 M % R0 M % ** 8 R R ** R R8 8 9 V 0 V V0 "ottom" part connects all _S pins to. ONV_S RY_S LERT_S FULT_S SLK_S SO_S SI_S S_S 8 9 VSS VSS VSS VSS VSS VSS 9 SO_H SI_H SLK_H S_H T VREF LO LO LO 0 8 ** 0uf 0V P0 ** 9 **.uf 0V P080 ** Locate these components very close to U. **.uf 0V P080 8 TP-VPROG TP-VSS -LO [] -LO -SPI-MISO [,] -SPI-MOSI [,] -SPI-SLK [,] -SPI-SS [,] R RES ** Z.V 00mW SO- Q R M % R Z.V 00mW R ** OMPNY: Texas Instruments []-ONV_S []-RY_S []-LERT_S []-FULT_S [] -SLK_S [] -SO_S [] -SI_S [] -S_S UTION HIGH VOLTGE RWN: GORON VRNEY /0/00 TITLE: bqplevm- Stack esign ommercial Grade HEKE: OE: SIZE: RWING NO: REV: LL RESISTERS % UNLESS NOTE rawing and circuit design subject to change without notice. opyright (c) 00 Texas Instruments, Inc. ll rights reserved. SHEET QULITY ONTROL: RELESE: SLE: IRUIT HP0 SHEET: OF
3 REVISION REOR LTR EO NO: PPROVE: TE: [] [] [] [] [] [] [] [] GROUN PLNE OF IRUIT -ONV_N -RY_N -LERT_N -FULT_N -SLK_N -SO_N -SI_N -S_N GROUN PLNE OF IRUIT ** - Locate these components very close to U. R 8 ** P0 Z SO- -VT [] UTION HIGH VOLTGE ELL + ELL + ELL + ELL + ELL + ELL + ELL - [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL0 R9 RES 88 Z.V 00mW SO- Q R RES 8 Z.V 00mW SO- Q R RES Z0.V 00mW SO- Q Z.V 00mW Z.V 00mW Z.V 00mW R ** R8 R M % R ** R R0 M % R ** R R0 M % R ** T T V V V V ONV_N RY_N LERT_N FULT_N SLK_N SO_N SI_N S_N TEST HSEL UX REG0 U bqpltppq -LO [] **.uf 0V P080 R 00K TS+ 0 TS- 0 TS+ 9 TS- 8 GPI+ GPI- N 0 N N GPIO 9 FULT_H 8 LERT_H RY_H ONV_H 8 0.0uf V J- J- J- J9-0.0uf V 80 T R.8K % R08.8K % THERMISTOR NT 0K OHM % 00 PNSONI PRT NUMER # ERT-JVG0F T-, T-,8 pair on 0.00" spacing 8 R 0K % =K NT00 R.K % T- T- T R8 R R8 0K % =K NT00 R0.K % T- T-8 R0 00K R0 00 LTW-9TL White LE R0.K Q N00K_ R RES Z8.V 00mW SO- Q Z9.V 00mW ** 0 R R M % R0 8 9 V 0 V SO_H SI_H 0 SLK_H S_H VREF LO LO 8 ** 0uf 0V P0 R -LO [] -LO 0 Z.V 00mW SO- R0 RES Q Z.V 00mW ** 9 R00 R99 M % R98 V0 ONV_S RY_S LERT_S FULT_S SLK_S SO_S 8 SI_S 9 S_S 9 VSS VSS VSS VSS VSS VSS T LO ** ** **.uf 0V.uf 0V P080 P080 ** Locate these components very close to U. TP-VPROG TP-VSS R9 RES 8 ** Z.V 00mW SO- Q0 Z.V 00mW R9 R9 M % R8 9 8 PITORS,, 8, 9 RE USE IN ESIGNS THT HVE HIGH NOISE LEVELS. USE pf - 00pF PS S NEEE ** GROUN PLNE OF IRUIT EXTEN THE GROUN PLNE UNER THE SOUTH OMM LINES [] -ONV_S [] -RY_S [] -LERT_S [] -FULT_S [] -SLK_S [] -SO_S [] -SI_S [] -S_S TO JUST ELOW THE NORTH OMM PINS OF THE HIP ELOW UTION HIGH VOLTGE OMPNY: Texas Instruments RWN: GORON VRNEY /0/00 TITLE: bqplevm- Stack esign ommercial Grade LL RESISTERS % UNLESS NOTE rawing and circuit design subject to change without notice. opyright (c) 00 Texas Instruments, Inc. ll rights reserved. SHEET HEKE: QULITY ONTROL: RELESE: OE: SIZE: RWING NO: REV: IRUIT HP0 SLE: SHEET: OF
4 0 REVISION REOR LTR EO NO: PPROVE: TE: -ONV_N [] -RY_N [] -LERT_N [] -FULT_N [] -SLK_N [] -SO_N [] -SI_N [] -S_N [] UTION HIGH VOLTGE ** - Locate these components very close to U. R90 -VT [] 9** P0 Z SO- R THERMISTOR NT 0K OHM % 00 PNSONI PRT NUMER # ERT-JVG0F ELL + ELL + ELL + ELL + ELL + ELL + ELL - [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL [] -ELL0 R0 RES Z8.V 00mW SO- Q R9 RES 8 Z.V 00mW SO- Q R8 RES 0 Z.V 00mW SO- Q Z9.V 00mW Z.V 00mW Z.V 00mW ** R9 R9 M % R9 ** R88 R8 M % R8 ** 08 R8 R8 M % R80 ** T T V V V V 9 8 ONV_N RY_N LERT_N FULT_N SLK_N SO_N SI_N S_N U 0 TEST bqpltppq [] -REG0 HSEL "Top" part connects all _N pins to ELL of U R9 00K UX -LO [] REG0 TS+ GPI- TS- TS+ GPI+ TS- N N N GPIO FULT_H LERT_H RY_H ONV_H **.uf 0V P uf V J0- J- J- J uf V T R89.8K % R.8K % T-9,0 T-, pair on 0.00" spacing R9 0K % =K NT00 R9.K % T-9 T-0 T R8 R8 R9 0K % =K NT00 R.K % T- T- R9 00K R0 00 LTW-9TL White LE R.K Q9 N00K_ 0 R8 RES Z.V 00mW SO- Q0 Z.V 00mW ** 0 R R M % R 8 9 V 0 V SO_H SI_H 0 SLK_H S_H VREF LO LO 8 98 ** 0uf 0V P0 R -LO -LO [] 9 Z9.V 00mW SO- R8 RES Q8 Z0.V 00mW ** 0 R R M % R V0 ONV_S RY_S LERT_S FULT_S SLK_S SO_S 8 SI_S 9 S_S VSS VSS VSS VSS VSS VSS 9 T LO 09 ** 0** 99 **.uf 0V.uf 0V P080 P080 ** Locate these components very close to U. 00** TP-VPROG TP-VSS R RES ** 0 R0 -REG0 [] 9 Z.V 00mW SO- Q Z8.V 00mW R0 R9 M % R ** PITORS 9, 9, 9, 9 RE USE IN ESIGNS THT HVE HIGH NOISE LEVELS. USE pf - 00pF PS S NEEE RESISTOR R0 IS USE TO INRESE THE URRENT LEVELS IN THE VERTILE OMMS LINES IN ESIGNS THT HVE HIGH NOISE LEVELS OR LONG LE LENGTHS IN THE VERTILE OMM PTHS. USE K RESISTOR WHEN NEEE UTION HIGH VOLTGE [] -ONV_S [] -RY_S [] -LERT_S [] -FULT_S [] -SLK_S [] -SO_S [] -SI_S [] -S_S GROUN PLNE OF IRUIT EXTEN THE GROUN PLNE UNER THE SOUTH OMM LINES TO JUST ELOW THE NORTH OMM PINS OF THE HIP ELOW RWN: GORON VRNEY /0/00 OMPNY: TITLE: Texas Instruments bqplevm- Stack esign ommercial Grade HEKE: OE: SIZE: RWING NO: REV: LL RESISTERS % UNLESS NOTE rawing and circuit design subject to change without notice. opyright (c) 00 Texas Instruments, Inc. ll rights reserved. SHEET QULITY ONTROL: RELESE: SLE: IRUIT HP0 SHEET: OF
5 R REVISION REOR LTR EO NO: PPROVE: TE: UTION HIGH VOLTGE ISOLTION OUNRY 8 MIL ISOLTION REQUIRE U ISO V- GN V- GN- URT or T FLGS VSIG [] IN OUT FULT [] IN IN OUT EN OUT OUT IN 0 EN LERT [] RY [] ONV [] 8 9 GN-8 GN-9 [,] -FULT [,] -LERT FULT LERT R80 00 R 00 R90.0M R89.0M R88.0M U R.0M R 00K [,] -RY/TX RY/TX R 00 SL S INPUT POR V RESET [,] -ONV/RX ONV/RX R I P P [,] -SPI-MISO [,] -SPI-MOSI [,] -SPI-SLK SPI - MISO SPI - MOSI SPI - SLK R 00 R0 00 R 00 U ISO V- V- R8 0K 0K R9 0K P P0 P I/O P P 0 8 GN P 9 P9PWR SPI / I I-S [] [,] -SPI-SS SPI - SS R 00 GN- OUT GN IN I-SL [] SPI-SS [] OUT OUT IN IN IN OUT SPI-MOSI [] SPI-SLK [] SPI-MISO [] 0 EN 9 GN-9 EN 8 GN-8 R8 R R REMOVE R8, R, R9 N POPULTE R8, R, R WHEN USING N EXTERNL MIROONTROLLER UTION: WHEN USING N EXTERNL MIROONTROLLR PULL UP RESITORS N PPLY VOLTGE TO THE MIRO WHEN THE MIRO IS POWERE OWN. R8 00 TP-IN TP-OUT V OUT R K % 0uF 0Vdc P080 R 9K % U8 TPS90VT OUT IN F GN EN 0.uf 0V L L0T00K 0uH 00m IN080.uf 0V TWS-TP 0V 00m TWS-TP 0V 00m T Q0-L 00uH 0.9R :. SM-.uf 0V Q N00K_ Q N00K_ 8.uf 0V U U808 U808-8 V OMP OUT F OUT S GN R MHZ OS R 0K JP9 =.V JP9 =.0V JP9 JUMPERSIP -.V - V U TPS9VT OUT IN F GN EN 0 0uF 0Vdc P080.0uf V R R0 JP0 = V / INT US JP0 = V / EXT PWR JP0 JUMPERSIP - INT US - EXT PWR US INPUT.-.V US-V V 00M V+ [] [] TP-VSS 0.00uF kv P808 R K 0pF TP- R9 R0 OMPNY: Texas Instruments LL RESISTERS % UNLESS NOTE RWN: GORON VRNEY /0/00 TITLE: bqplevm- Stack esign ommercial Grade rawing and circuit design subject to change without notice. opyright (c) 00 Texas Instruments, Inc. ll rights reserved. UTION HIGH VOLTGE SHEET HEKE: QULITY ONTROL: RELESE: OE: SIZE: RWING NO: REV: ISO/OMMS HP0 SLE: SHEET: OF
6
7
8
9
10
11
12
13
14
15
16
17 Layer Stackup. esign: HP0 bqplevm- Stack esign.hyp, esigner: GordonV. Number of layers: 9 Total thickness =.8 mils NN Layer Name Plating Type Metal Usage Signal Thickness mils, oz Technology Metal opper Top Metal Signal opper Substrate ielectric Substrate Prepreg Inner_Layer_ Metal Signal opper.8 mils Substrate ielectric Substrate Prepreg Inner_Layer_ Metal Signal opper Substrate ielectric Substrate Prepreg 8 ottom Metal Signal opper 9 Plating Metal Signal opper
MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K
REVISION REOR EO NO: PPROVE: TE: V_I R 0K.V_REF V 0.uF _SHN V_IN GN GN U GN V_OUT_F V_OUT_S GN LT 0uF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT.V_REF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT 9 00pF
REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
SYMETRIX, INC th Avenue West Lynnwood, WA USA
HNNEL INPUT LNE J XLRFEM L/UNL J /" TRS SIEHIN SEN/RETURN J /" TRS S/_IN_H R 00K0 0pF R K00 0pF 0 0pF R K00 0pF TO LOGMP INPUT R K0 0pF 0pF R K 0pF R K0 00PF.NP R K0 00PF R K0 U.NP R 00.0 HNNEL MSTER OUTPUT
MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM
ustomer Notice:Linear Technology has made a best effort to and reliable operation in the actual application, omponent affect circuit performance or reliability. ontact Linear pplications Engineering for
SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:
R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS
IO_RX_05 IO_RX_00 IO_RX_04 IO_RX_03 IO_RX_02 U8-A IF1P_RX. 33pF. 33pF 33pF. IF1N_RX 200ohm ustrips U8-D 5 ANA_DEC C63 C59 C61 C64 C62. 33pF. 0.
+_V_RX L INUTOR RFRX 00pF 0.uF H-0+ L RF L INPUT OUTPUT U 0ohm ustrip MG- nf 0 GN GN GN 00pF INPUT GN T ET-- 0 00pF OUT-THRU OUT-OUPLE RFP_RX RFN_RX IO_RX_0 IO_RX_00 U- 0 IFP_RX RFIPP RFOPP RFIPN RFOPN
J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11
MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)
Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1
SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_
A-A DIM D PLC CONTACT PLATING: NOBLE METAL PLATING ON CONTACT FUNCTIONAL AREA OF POWER AND SIGNAL CONTACTS
7 3 THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV G NEW SH NUMER 1 11UG1 L SZ IM.0.130 2 PL 1 2 "MP", PRT NUMER N TE OE TO E MRKE IN RE SHOWN
PART NUMBER 2ACP+1LP+32S+3HDP+1LP+1HDP
OPYRIGHT RELESE FOR PULITION P LTR ESRIPTION RWN 7PR7 Y TH RELESE 3PR7 Y TH 3.990.00 "TE", TE PRT NUMER, N TE OE TO E MRKE IN RE SHOWN. PRTS UNER.00 LONG MY E MRKE ON OTH SIES. MTERIL: HOUSING GLSS FILLE
Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.
lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,
GP 00 CAGE ASSEMBLY ( ) (DIM.A) EMI SPRING EMI SPRING ( ) ( ) AS SHOWN CONTACT ORGANIZER HOUSING
OPYRIGHT Y TYO ELETRONIS ORPORTION RELESE FOR PULITION LO P LTR ESRIPTION RELESE FOR MSS PROUTION 19N1 TX SH REVISE PER EO10190 19OT1 TX SH REVISE PER EO1001 4E1 TX SH (.94 ) GE SSEMLY EMI SPRING (IM.)
Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS
+V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST
01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES
Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:
SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O
THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.
HF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE
LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE
S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.
Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T
AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
A01 REVISIONS DWG-CONV, DC-DC, 24VI, 5.1VO RELEASE RLS 7/18/01. Supplier Change Restrictions
REVISIONS WG REV EN NO ESRIPTION PP 0 9398 RELESE RLS 7/8/0 Supplier hange Restrictions FTER NOTIFITION PPROVL Y INTRONIS, IN. THE SUPPLIER S PRT, THE SUPPLIER SHLL NOTIFY INTRONIS OMPONENT ENGINEERING
2 D 4X ( 9.81) SHOWN WITH CAM LEVER AND SPACER IN LOADED POSTION APPLICABLE COMPONENTS (FOR REFERENCE ONLY) NOMINAL TERMINAL SIZE
THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. P LTR ESRIPTION TE WN PV G REVISE PER EO0 JUL L M G REVISE PER EO00 MY L M G REVISE PER EO0 0OT L M. PRINT FOR PRT NUMER (SEE
PRELIMINARY GP 00 MATERIAL. MINIMUM PC BOARD THICKNESS: SINGLE SIDED = 1.45mm BELLY TO BELLY = 2.25mm PADS AND VIAS CHASSIS GROUND 1X2 CAGE ASSEMBLY
THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. 1 MTERIL: GE SSEMLY: NIKEL SILVER LLOY EMI SPRINGS: OPPER LLOY P GSKET: RF SORER LO IST P LTR ESRIPTION TE WN PV REVISE PER EO17
TAIL LENGTH # TYP.087 TYP.087 TYP.084 TYP LP CONFIGURATION TAIL DIMENSIONS
3 THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV E NEW SH NUMER MY13 Z SZ E E NEW SH NUMER 22 2FE1 Z SZ E1 NEW SH NUMER 23 MR1 Z SZ E2 REV PER
PRELIMINARY GP 00 MATERIAL MINIMUM PITCH DIMENSION. 3. MATES WITH QSFP MSA COMPATIBLE TRANSCEIVER. 2D BARCODE AND DATE CODE
3 THIS RWING IS UNPULISHE. OPYRIGHT 0 Y TYO ELETRONIS ORPORTION. RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV 3 REVISE 9OT009 R JP REVISE 08E00 JV EJ REVISE PER EO088 MR0 RG M
CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
( ) CAGE ASSEMBLY ( )
THIS RWING IS UNPULISHE. OPYRIGHT 0 Y TYO ELETRONIS ORPORTION RELESE FOR PULITION LL RIGHTS RESERVE. 0 LO IST P LTR ESRIPTION TE WN PV INITIL RELESE MR0 J SH REVISE PER EO00 0PR0 TX SH LIGHT PIPE (.9 )
Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
Amphenol Canada Corp.
28.75 EN ESRIPTION PROPOSL PROPOSL TE MR 01,12 PPROVE PRT NUMER (LST IGIT INITING PKGING TYPE, NOT PRINTE ON THE PRT) FOLE TS TE OE 1. MTERIL: GE: OPPER LLOY PLTING OPTION =2: 2.5um MIN. NIKEL PLTING OPTION
B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
DO NOT POPULATE FOR 721A-B ASSY TYPE
V R 0 R 0 R 0 R 0 R 0 R 0 TP TP pf 000pF 000pF 000pF R R R R R K % 0.0uF R.0K % 000pF IFFOUT pf R K % R 0 0 UVJ R K % U LTUH PLLIN PLLFLTR F IFF IFFOUT SENSE SENSE SENSE RUN/ UVJ SGN LKOUT OOST TG G OOST
Amphenol High Speed Interconnects
MTERIL:. EN ESRIPTION TE PPROVE PROPOSL UG 28/1 J.SI GE: OPPER LLO PLTING OPTION =2: 2.5um MIN.NIKEL PLTING OPTION =:.81um MIN. MTTE TIN OVER 1.27um MIN. NIKEL. OTTOM GE GSKET: ONUTIVE RUER GSKET UL-9V-0
Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page
Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient
All use SMD component if possible
R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off
EMI SPRINGS OUTER LIGHT PIPES , SCALE 5:1 REVERSED OUTER LIGHT PIPES , SCALE 5:1
THIS RWING IS UNPULISHE. OPYRIGHT Y RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV RELESE PER EO1400878 13JUN14 JV PR REVISE PER EO1010819 10UG1 PP SH GE SSEMLY GSKET FLNGE EMI
For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!
JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z
C REVISED PER ECR DEC2015 T.S E.T $ D/C MATING CONNECTOR PART NUMBER WEIGHT. (g)
THIS RWING IS UNPULISHE. OPYRIGHT 00 Y RELESE FOR PULITION LL RIGHTS RESERVE. 00 ISIONS P LTR ESRIPTION TE WN PV 0.7 ISE PER ER0800 E0 T.S E.T 0.7 MTERIL HOUSING:POLYESTER OF GLSS FILLE THERMO PLSTI(UL9V0),
[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST
![[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST](/thumbs/93/112496082.jpg "[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST")
0 [] [] [] [] [] [] [] [] [] [] [] [] MOSI MISO SK 0 H H N_MS TMS RX TX SL J P_MOSI P_MISO P_SK P_ P_IO0 P_IO P_IO P_ P_ 0 P0_GN P_NT P_GN/NT P_RXL/SS P_TXL P_IO P_(SL) P_(S) P_ P_0 0 P0_ P_ P_IO P_R+
Z-Z DIM L #.010 THRU PLC NOT RELEASED FOR PRODUCTION VARIABLE DIMENSIONS SHOWN ON VIEW (SHEET 3 AND 4). DIM W
3 THIS RWING IS UNPULISHE. OPYRIGHT Y TYO ELETRONIS ORPORTION. RELESE FOR PULITION LL RIGHTS RESERVE. LO IST P LTR ESRIPTION TE WN PV REV PER ER1032 27MR11 IL SZ REV PER ER130038 MR13 ML SZ IM L #.0. 2
A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.
![A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.](/thumbs/79/79137067.jpg "A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.")
S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY
SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS
THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLOG EVIES.
VFD CONTROLLER DISPLAY BOARD ASSEMBLY REV D
VF ONTROLLER ISPLY OR SSEMLY --00 REV omponent escription Part Number REF SHEMTI VF ONTROLLER ISPLY OR, X, REV 0 REF RW VF ONTROLLER ISPLY OR, X, REV 0 REF RWING VF ONTROLLER ISPLY OR, X, REV 0 REF SU
SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.
THIS RWIN IS THE PROPERTY OF NLO EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IRT, OR USE IN FURNISHIN INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLO EVIES. THE
Quickfilter Development Board, QF4A512 - DK
Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U
AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115
PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.
SVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board
anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H
SYMETRIX INC th Avenue West Lynnwood, WA USA
ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP
SNRgain ( d) log( Oversample Ratio) REVISIONS REV ESCRIPTION TE PPROVE VRV+ LU POWER SUPPLIES FPG SUPPLIES NLOG SUPPLIES R LO JUSTE TO.V PRZ-R U V REGULTES FPG VIO SUPPLIES TO.V P VIO -V GN +V +V -V
10K. 2W 5per 450V R pf 500V 1/2W. 1per 250K A R K C12 250K L. 1/2W 1per V R10 C10 1/2W. 1per .022 R18 400V R12 LOW 1M A 22.
E F R R8 R LINE NEUT LINE OR J.50 T LINE NEUT GN UTION: R7 75K TIP TIP_SW SLEEVE 7.00.50 T 8.00 F 0 7 0 R5 75K F 0K W W 0 G RE W 0 G LK F R0 00K J: 0.87 T M THIS SHEMTI IS PROVIE FOR USE Y QULIFIE PERSONNEL.
PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.
R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument
NOTES, UNLESS OTHERWISE SPECIFIED:
NOTES, UNLESS OTHERWISE SPEIFIE:. The netname "M_PPV" represents connection to the +.V digital power plane.. The symbol represents connection to the digital ground plane.. "Z" suffix on a signal name indicates
3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)
NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This
ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND
TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN
DETAIL CAGE ASSEMBLY MATERIAL: NICKEL SILVER, 0.25 THICK HEAT SINK MATERIAL: HEAT SINK CLIP MATERIAL: STAINLESS STEEL
THIS RWING IS UNPULISHE. OPYRIGHT 00 RELESE FOR PULITION 00 LO GP LL RIGHTS RESERVE. Y MX ETIL S SLE 0: GE SSEMLY MTERIL: NIKEL SILVER, 0. THIK HET SINK MTERIL: LUUM HET SINK LIP MTERIL: STINLESS STEEL
XIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.
Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT
DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.
R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H
Reference Schematic for LAN9252-HBI-Multiplexed Mode
Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL
UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS
FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13
Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister
LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3
MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE
20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.
THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT
RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface
EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P
SCHEMATIC REV. DRAWING NO. 9649EE01 REVISIONS JUMPER TABLE CONTROL CHART A A DE N V C L O
THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLOG EVIES.
HIgh Voltage chip Analysis Circuit (HIVAC)
ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL
NXP Automotive S12ZVMBEVB C U S T O M E R E V B
NXP utomotive SZVMEV U S T O M E R E V Table of ontents 0 PWR SUPPLY / LIN INTERFE 0 ZZVM MU 0 MOTOR ONTROL 0 NLOG SENSE 0 USER PERIPHERLS 0 OSM Revisions Rev escription X Initial raft 00 Release Prototype
Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP
MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER
KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
Danger of electrical shock, burns or death.
anger of electrical shock, burns or death. lways remove all power sources before a emp ng any repair, service or diagnos c work. Power can be present from shore power, generator, inverter or ba ery. ll
University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada
PSU- ll Sheets PSU_S_0_.Schoc;PSU_S_0_.Schoc;PSU_S_0_.Schoc S-0 ate: //00 Time: :: PM File: MSTERSHEET.SHO Sheet of University of ritish olumbia Physics & stronomy epartment Scuba Project gricultural Road
+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:
+V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V
2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM
Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to
PART NUMBER 1 TD TD TD TD TD TD TD
TE N # RWING TREE # ITEM PRT NUMER 1 T-1039-401 2 T-1039-403 T-1039-44 T-1039-490 10 T-1039-432 12 T-1039-43 1 T-1039-433 2 1 2 03.3 2.0 1 12 12 1 9 1 9 0 21. 10 2.9 NOTES: (UNLESS OTHERWISE SPEIFIE) 1.
J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
Amphenol Canada Corp.
HET SINK OPTION = PIN STYLE HET SINK (NIKEL PLTE) N LIP (H=.mm; SN HEIGHT) = PIN STYLE HET SINK (NIKEL PLTE) N LIP (H=.mm; PI HEIGHT) = PIN STYLE HET SINK (NIKEL PLTE) N LIP (H=.mm; TLL) = PIN-FIN HET
R5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559
00 - SS RUM SSRUM_TRIG nf R K R K N R R K R 0 R K R K nf N R R K 0.uF EY R K R 0K R VR via J R U TL0 R R0 R VR via J EPTH R U TL0 R K PITH VR K via J R R K 0 R 0K R K nf N U TL0 R K R0 K R K R ISTORTION
nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.
nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink
Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs
VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET
FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
[K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio
RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2)
RP- LEFT, RP- (ET ) RIGHT OMPONENT ONTROLLER-POWER -0-000 OX 00-0-000 00-0-000 G-0-U () ONNER 0-0-000 () TUING-VINYL 0-0-000 (0MM) ETIL SEL-TRIM,EGE 0-0-000 (0 MM) () TRNSMITTER-IR 90--000 RP- (ET ) TPE-FOM
Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA
Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive
+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:
+V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0
100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option
ON N/S E/W NTENN 00 XnF 00 XnF 0 XnF 0 XnF 0 XnF 0 XnF R00 Not Used (*) 0 0nF 0 0nF R0 K 0 nf (*) See "revision level." here below R00 Not Used (*) R0 K 0 nf!!! IMPORTNT!!! 00-0-0 & 00-0-0 Must be determined
PTN3356 Evaluation and Applicaiton Board Rev. 0.10
E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,
CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2
VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN
AMPHENOL PART NUMBER CONFIGURATION U98 - C 1 X X - X 0 X X PACKAGING 1 = TRAY PACKAGING
HET SIN OPTION SEE MPHENOL PRT NUMER ONFIGURTION U9 - - 0 PGING = TR PGING EN ESRIPTION TE PPROVE H P LOUT ORRETE FE/ M J HET SIN OPTION E MR/ S HET SIN OPTION N ELL-TO-ELL ETIL E OT0/ M INSULTING TPE
M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15
MP_ MP_ MIIV JP HEE JP V0 V V V S_0 S_ S_0 S_ MIILK STTSTOP ESET SMP_ SMP_ HEE JP 0V 0V 0V 0V 0V 0V 0V 0V HEE X 000 JP9 000 MII VP VP 9 0 POTSLE POTH POTL POTSLE POTSLE POTH POTL POTSLE 9 0 HEE X 000 HEE
FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Revisions Initial raft ate 0/0/ pproved M. NORMN Release to production 0/0/ M. NORMN X hanges made
Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header
esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use
Renesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
Generated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM
MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power
3JTech PP TTL/RS232. User s Manual & Programming Guide
JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,
2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.
+.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.