Op#mal Control of Nonlinear Systems with Temporal Logic Specifica#ons
|
|
- Cecilia Hicks
- 5 years ago
- Views:
Transcription
1 Op#mal Control of Nonlinear Systems with Temporal Logic Specifica#ons Eric M. Wolff 1 Ufuk Topcu 2 and Richard M. Murray 1 1 Caltech and 2 UPenn University of Michigan October 1, 2013
2 Autonomous Systems in the Field 2
3 Mo#va#on How do we specify tasks for autonomous systems? How do we compute op#mal solu#ons? How do we handle high- dimensional con#nuous dynamics? 3
4 An Example Problem Spec: Avoid obstacles, pick- up supplies at region A and then do surveillance on regions B and C. 4
5 Main Contribu#ons Trajectory genera#on techniques for high- dimensional (10+ dim) and nonlinear systems with temporal logic specifica#ons Automata- guided temporal logic planning Wolff and Murray [ISRR 2013] Mixed- integer linear encoding of LTL Wolff, Topcu, Murray [IROS 2013, ICRA sub] Improve on discrete abstrac#on techniques 5
6 Related Work Discrete abstrac#ons (Alur00, Belta06, Habets06, Kloetzer08, Pappas06, Tabuada06, Wongpiromsarn10) Low dimensional systems (<= 6) Mathema#cal programming: Constrained trajectory genera#on (Bemporad99, Earl06, Richards02) Finite- horizon LTL proper#es (Karaman08, Kwon08) Simple tasks 6
7 These Problems are Hard! Dynamic constraints - > undecidable Task specifica#on - > PSPACE 7
8 Outline Preliminaries System model Linear temporal logic (LTL) Automata- guided temporal logic planning Constrained reachability Examples Mixed- integer linear encoding of LTL A finite- dimensional encoding Examples 8
9 Outline Preliminaries System model Linear temporal logic (LTL) Automata- guided temporal logic planning Constrained reachability Examples Mixed- integer linear encoding of LTL A finite- dimensional encoding Examples 9
10 System Model Discrete- #me nonlinear system x t+1 = f(x t, u t ) x X R n u U R m Labels L : X 2 AP Trajectory: x = x(x 0,u) = x 0 x 1 x 2 x i+1 = f(x i,u) for some u U for i = 0,1, Word: L(x) = L(x 0 )L(x 1 )L(x 2 ) 10
11 Linear Temporal Logic (LTL) Want to specify properties such as: Response: always SIGNAL after a REQUEST arrives Liveness: always eventually PICKUP Safety: always remain SAFE Priority: do JOB1 until JOB2 Guarantee: eventually reach GOAL Linear temporal logic (LTL): A logic for reasoning about how properties change over time Reason about infinite sequences σ = s 0 s 1 s 2... of states Propositional logic: (and), (or), (implies), (not) Temporal operators: U (until), (next), (always), (eventually) 11
12 Linear Temporal Logic (LTL) Want to specify properties such as: Response: ( REQUEST SIGNAL ) Liveness: PICKUP Safety: SAFE Priority: JOB1 U JOB2 Guarantee: GOAL Linear temporal logic (LTL): A logic for reasoning about how properties change over time Reason about infinite sequences σ = s 0 s 1 s 2... of states Propositional logic: (and), (or), (implies), (not) Temporal operators: U (until), (next), (always), (eventually) 12
13 Outline Preliminaries System model Linear temporal logic (LTL) Automata- guided temporal logic planning Constrained reachability Examples Mixed- integer linear encoding of LTL A finite- dimensional encoding Examples 13
14 Problem Overview Spec: Avoid obstacles, pick- up supplies at region A and then do surveillance on regions B and C. 14
15 From Logic to Automaton Informal spec: Avoid obstacles, pick- up supplies at region A and then do surveillance on regions B and C. LTL Specifica#on Büchi Automaton ϕ = <> A & []<> B & []<> C & [] S Automa#c transla#on from logic to automaton! GasMn,Oddoux: hqp:// cachan.fr/~gas#n/ltl2ba/ 15
16 Problem Statement Given: a determinis#c nonlinear dynamical system, ini#al state x 0, a Büchi automaton A (specifica#on) Goal: Find a control input sequence u such that the word L(x(x 0,u)) is accepted by A 16
17 Solu#on Main idea: Use specifica#on automaton to guide constrained reachability computa#ons Compute a word (from the trajectory) that is accepted by the automaton 17
18 Solu#on Environment Logic Automaton Spec: ϕ = <> A & []<> B & []<> C & [] S 18
19 Constrained Reachability Given: sets X 1, X 2 X, horizon length N Goal: Find a control input sequence u and a horizon length N such x 1,...,x N 1 X 1, x N X 2 such that x t+1 =f(x t,u t ) for t = 1,...,N 1 CstReach(X 1,X 2 ) 19
20 Solving Constrained Reachability CstReach(X 1,X 2 ) can be encoded as a mixed- integer linear program using the big- M formula#on Big- M Enforce that state is in union of polyhedra H i x <= K i + M(1- z i ), z i {0,1}, sum(z) = 1 Independent of dynamics 20
21 Examples Systems Quadrotor (10 dim) Chained integrators (4, 12, 20 dim) Car- like robot (nonlinear + driw) Specifica#ons Visit n goals Repeatedly visit n goals 21
22 Examples Model: 10- dim quadrotor Spec: ϕ = <> D1 & <> D2 & <> D3 & <> D4 & [] safe 22
23 Eventually (solver) 10/1/13 23
24 Eventually (total) 10/1/13 24
25 Repeatedly (solver) 10/1/13 25
26 Review (1/2) Environment Logic Automaton Spec: ϕ = <> A & []<> B & []<> C & [] S 26
27 Future Work (1/2) Stochas#c constrained reachability [Horowitz, Wolff, Murray ACC14- sub] Improved composi#on of subproblems Improved heuris#cs 27
28 Outline Preliminaries System model Linear temporal logic (LTL) Automata- guided temporal logic planning Constrained reachability Examples Mixed- integer linear encoding of LTL A finite- dimensional encoding Examples 28
29 Problem Descrip#on Discrete- #me nonlinear systems Piecewise affine Differen#ally flat Small- #me locally controllable min J(x(x 0,u)) s.t. x(x 0,u) = ϕ Cost func#on J Task specifica#on ϕ 29
30 A Fragment of LTL Core ϕ safe = ψ ϕ goal = ψ ϕ per = ψ ϕ live = ψ 30
31 A Fragment = of LTL Core ϕ safe = ψ ϕ goal = ψ ϕ per = ψ ϕ live = ψ Response ϕ 1 resp = (ψ φ) ϕ 2 resp = (ψ φ) ϕ 3 resp = (ψ φ) ϕ 4 resp = (ψ φ) 31
32 A Fragment = of LTL Core Response Fairness ϕ safe = ψ ϕ goal = ψ ϕ per = ψ ϕ live = ψ ϕ 1 resp = (ψ φ) ϕ 2 resp = (ψ φ) ϕ 3 resp = (ψ φ) ϕ 4 resp = (ψ φ) ϕ 1 fair = ψ m φ j j=1 ϕ 2 fair = ψ m φ j j=1 ϕ 3 fair = ψ m φ j j=1 32
33 A Fragment = of LTL Core Response Fairness ϕ safe = ψ ϕ goal = ψ ϕ per = ψ ϕ live = ψ ϕ 1 resp = (ψ φ) ϕ 2 resp = (ψ φ) ϕ 3 resp = (ψ φ) ϕ 4 resp = (ψ φ) ϕ 1 fair = ψ m φ j j=1 ϕ 2 fair = ψ m φ j j=1 ϕ 3 fair = ψ m φ j j=1 What is missing? Nested temporal operators Nega#ons 33
34 A Fragment = of LTL Core Response Fairness ϕ safe = ψ ϕ goal = ψ ϕ per = ψ ϕ live = ψ ϕ 1 resp = (ψ φ) ϕ 2 resp = (ψ φ) ϕ 3 resp = (ψ φ) ϕ 4 resp = (ψ φ) ϕ 1 fair = ψ m φ j j=1 ϕ 2 fair = ψ m φ j j=1 ϕ 3 fair = ψ m φ j j=1 Recently extended to all of LTL [Wolff,Topcu,Murray ICRA14- sub] 34
35 Finite Parameteriza#on of Trajectory Let x = x pre (x suf ) ω x pre and x suf are finite x suf is a cycle Labels are disjunc#ons of polytopes Use a binary variable for each polyhedron every stage Big M: H x <= K + M(1- z), z {0,1} Convex hull X pre x suf 35
36 Linking the System and Logic Use a binary variable for each polyhedron every stage Big M: H x <= K + M(1- z), z {0,1} Convex hull Does system sa#sfy label ψ at #me t? P ψ t = i I ψ t z ψ i t 36
37 P ψ t, th Encoding LTL Constraints T = i I ψ t z ψ i t ϕ safe = ψ ϕ goal = ψ ϕ per = ψ P ψ t 1 t T pre, P ψ t 1 t T suf. t T pre P ψ t + t T suf P ψ t 1. P ψ t 1 t T suf ϕ live = ψ P ψ t 1. t T = suf 37
38 Add all constraints (dynamics + LTL) and solve MILP using off- the- shelf sowware NP- complete Branch + bound Solvers work well in prac#ce With H polyhedrons and T #me steps Safety = H T Goal = HT Complexity ϕ safe = ψ ϕ goal = ψ 38
39 Examples Systems Quadrotor (10- dim) Chained integrators Car- like robot Solu#on Simultaneous (Sim) Sequen#al (Seq) P D2 D1 Integrator (20 dim) SoluMon in 6 sec. 39
40 Examples Quadrotor Car- like robot 40
41 Quadrotor Example 10 dimensional quadrotor Linearized about hover (with fixed yaw) Feasible solu#ons found in seconds Cost func#on rewards staying lew 10/1/13 41
42 Results Feasible soln. (sec) Num. solved Model Dim. Sim. Seq. Sim. Seq. chain ± ± chain ± ± chain ± ±
43 Results Feasible soln. (sec) Num. solved Model Dim. Sim. Seq. Sim. Seq. chain ± ± chain ± ± chain ± ± quadrotor ±.66 ± 1.80 ±.15 ± quadrotor-flat ± ±
44 Results Feasible soln. (sec) Num. solved Model Dim. Sim. Seq. Sim. Seq. chain ± ± chain ± ± ± ± chain ± ± ± ± quadrotor ± ± quadrotor-flat ± ± car ± ± car ± ± car-flat ± ±
45 Improvement Over Abstrac#ons Prior Randomly generated `gridworld problems Beqer performance than finite abstrac#ons 45 Us
46 Future Work (2/2) Disturbances and reac#vity (RHC) Timed specifica#ons Using discrete solu#ons to simplify op#miza#on 46
47 Conclusions Two new LTL planning methods Automata- guided temporal logic planning [ISRR2013] Mixed- integer encoding of LTL [IROS 2013, ICRA sub] High dimensional and nonlinear systems Op#mal control 47
48 Conclusions Two new LTL planning methods Automata- guided temporal logic planning [ISRR2013] Mixed- integer encoding of LTL [IROS 2013, ICRA sub] High dimensional and nonlinear systems Op#mal control We can solve high dimensional, nonlinear LTL mo#on planning problems that were previously impossible. 48
49 Thank you! Contact: Eric M. Wolff Web: Funding: NDSEG fellowship, Boeing, AFOSR 49
Lecture 8 Receding Horizon Temporal Logic Planning & Finite-State Abstraction
Lecture 8 Receding Horizon Temporal Logic Planning & Finite-State Abstraction Ufuk Topcu Nok Wongpiromsarn Richard M. Murray AFRL, 26 April 2012 Contents of the lecture: Intro: Incorporating continuous
More informationProvably Correct Persistent Surveillance for Unmanned Aerial Vehicles Subject to Charging Constraints
Provably Correct Persistent Surveillance for Unmanned Aerial Vehicles Subject to Charging Constraints Kevin Leahy, Dingjiang Zhou, Cristian-Ioan Vasile, Konstantinos Oikonomopoulos, Mac Schwager, and Calin
More informationLecture 9 Synthesis of Reactive Control Protocols
Lecture 9 Synthesis of Reactive Control Protocols Nok Wongpiromsarn Singapore-MIT Alliance for Research and Technology Richard M. Murray and Ufuk Topcu California Institute of Technology EECI, 16 May 2012
More informationOptimal Control of Mixed Logical Dynamical Systems with Linear Temporal Logic Specifications
Optimal Control of Mixed Logical Dynamical Systems with Linear Temporal Logic Specifications Sertac Karaman, Ricardo G. Sanfelice, and Emilio Frazzoli Abstract Recently, Linear Temporal Logic (LTL) has
More informationOptimal Control of Non-deterministic Systems for a Computationally Efficient Fragment of Temporal Logic
Submitted, 2013 Conference on Decison and Control (CDC) http://www.cds.caltech.edu/~murray/papers/wtm13-cdc.html Optimal Control of Non-deterministic Systems for a Computationally Efficient Fragment of
More informationTime-Constrained Temporal Logic Control of Multi-Affine Systems
Time-Constrained Temporal Logic Control of Multi-Affine Systems Ebru Aydin Gol Calin Belta Boston University, Boston, MA 02215, USA e-mail: {ebru,cbelta}@bu.edu Abstract: We consider the problem of controlling
More informationONR MURI AIRFOILS: Animal Inspired Robust Flight with Outer and Inner Loop Strategies. Calin Belta
ONR MURI AIRFOILS: Animal Inspired Robust Flight with Outer and Inner Loop Strategies Provable safety for animal inspired agile flight Calin Belta Hybrid and Networked Systems (HyNeSs) Lab Department of
More informationLecture 6 Verification of Hybrid Systems
Lecture 6 Verification of Hybrid Systems Ufuk Topcu Nok Wongpiromsarn Richard M. Murray AFRL, 25 April 2012 Outline: A hybrid system model Finite-state abstractions and use of model checking Deductive
More informationDistributed Multi-Agent Persistent Surveillance Under Temporal Logic Constraints
Distributed Multi-Agent Persistent Surveillance Under Temporal Logic Constraints Derya Aksaray Kevin Leahy Calin Belta Department of Mechanical Engineering, Boston University, Boston, MA 2215, USA (e-mail:
More informationSynthesis of Reactive Switching Protocols from Temporal Logic Specifications
1 Synthesis of Reactive Switching Protocols from Temporal Logic Specifications Jun Liu, Necmiye Ozay, Ufuk Topcu, and Richard M. Murray Abstract We propose formal means for synthesizing switching protocols
More informationReceding Horizon Control in Dynamic Environments from Temporal Logic Specifications
Receding Horizon Control in Dynamic Environments from Temporal Logic Specifications Alphan Ulusoy, Michael Marrazzo, and Calin Belta Division of Systems Engineering, Boston University, Brookline, MA, 02446
More informationLTL Control in Uncertain Environments with Probabilistic Satisfaction Guarantees
LTL Control in Uncertain Environments with Probabilistic Satisfaction Guarantees Xu Chu (Dennis) Ding Stephen L. Smith Calin Belta Daniela Rus Department of Mechanical Engineering, Boston University, Boston,
More informationRoute-Planning for Real-Time Safety-Assured Autonomous Aircraft (RTS3A)
Route-Planning for Real-Time Safety-Assured Autonomous Aircraft (RTS3A) Raghvendra V. Cowlagi 1 Jeffrey T. Chambers 2 Nikola Baltadjiev 2 1 Worcester Polytechnic Institute, Worcester, MA. 2 Aurora Flight
More informationPreface. Motivation and Objectives
Preface Motivation and Objectives In control theory, complex models of physical processes, such as systems of differential or difference equations, are usually checked against simple specifications, such
More informationLecture 2 Automata Theory
Lecture 2 Automata Theory Ufuk Topcu Nok Wongpiromsarn Richard M. Murray Outline: Transition systems Linear-time properties Regular propereties EECI, 14 May 2012 This short-course is on this picture applied
More informationLecture 7 Synthesis of Reactive Control Protocols
Lecture 7 Synthesis of Reactive Control Protocols Richard M. Murray Nok Wongpiromsarn Ufuk Topcu California Institute of Technology AFRL, 25 April 2012 Outline Review: networked control systems and cooperative
More informationTHE objective of this paper is to synthesize switching. Synthesis of Reactive Switching Protocols from Temporal Logic Specifications
Synthesis of Reactive Switching Protocols from Temporal Logic Specifications Jun Liu, Member, IEEE, Necmiye Ozay, Member, IEEE, Ufuk Topcu, Member, IEEE, and Richard M Murray, Fellow, IEEE Abstract We
More informationAutomata Theory Meets Approximate Dynamic Programming: Optimal Control with Temporal Logic Constraints
utomata Theory Meets pproximate Dynamic Programming: Optimal Control with Temporal Logic Constraints Ivan Papusha Jie Fu Ufuk Topcu Richard M. Murray bstract We investigate the synthesis of optimal controllers
More informationGeorgios E. Fainekos, Savvas G. Loizou and George J. Pappas. GRASP Lab Departments of CIS, MEAM and ESE University of Pennsylvania
Georgios E. Fainekos, Savvas G. Loizou and George J. Pappas CDC 2006 Math free Presentation! Lab Departments of CIS, MEAM and ESE University of Pennsylvania Motivation Motion Planning 60 50 40 π 0 π 4
More informationOnline Task Planning and Control for Aerial Robots with Fuel Constraints in Winds
Online Task Planning and Control for Aerial Robots with Fuel Constraints in Winds Chanyeol Yoo, Robert Fitch, and Salah Sukkarieh Australian Centre for Field Robotics, The University of Sydney, Australia,
More informationLecture 2 Automata Theory
Lecture 2 Automata Theory Ufuk Topcu Nok Wongpiromsarn Richard M. Murray EECI, 18 March 2013 Outline Modeling (discrete) concurrent systems: transition systems, concurrency and interleaving Linear-time
More informationAutomata-based Verification - III
COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationLecture 4 Model Checking and Logic Synthesis
Lecture 4 Model Checking and Logic Synthesis Nok Wongpiromsarn Richard M. Murray Ufuk Topcu EECI, 18 March 2013 Outline Model checking: what it is, how it works, how it is used Computational complexity
More informationSynthesis of Reactive Switching Protocols From Temporal Logic Specifications
IEEE TRANSACTIONS ON AUTOMATIC CONTROL, VOL. 58, NO. 7, JULY 2013 1771 Synthesis of Reactive Switching Protocols From Temporal Logic Specifications Jun Liu, Member, IEEE, Necmiye Ozay, Member, IEEE, Ufuk
More informationReactive Protocol Synthesis for for Embedded Control Software
Reactive Protocol Synthesis for for Embedded Control Software Richard M. Murray Control & Dynamical Systems California Institute of Technology Necmiye Ozay (Michigan) Ufuk Topcu (Penn) Nok Wongpiromsarn
More informationarxiv: v1 [cs.sy] 26 Mar 2012
Time-Constrained Temporal Logic Control of Multi-Affine Systems Ebru Aydin Gol Calin Belta Boston University, Boston, MA 02215, USA e-mail: {ebru,cbelta}@bu.edu arxiv:1203.5683v1 [cs.sy] 26 Mar 2012 Abstract:
More informationReceding Horizon Temporal Logic Planning for Dynamical Systems
Submitted, 2009 Conference on Decision and Control (CDC) http://www.cds.caltech.edu/~murray/papers/wtm09-cdc.html Receding Horizon Temporal Logic Planning for Dynamical Systems Tichaorn Wongpiromsarn,
More informationAutomatic Synthesis of Robust Embedded Control Software
AAAI Spring Symposium on Embedded Reasoning (2224 Mar 2010, Stanford) http://www.cds.caltech.edu/~murray/papers/wtm10aaai.html Automatic Synthesis of Robust Embedded Control Software Tichakorn Wongpiromsarn,
More informationMdp Optimal Control under Temporal Logic Constraints
Mdp Optimal Control under Temporal Logic Constraints The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published Publisher
More informationResilient Formal Synthesis
Resilient Formal Synthesis Calin Belta Boston University CDC 2017 Workshop: 30 years of the Ramadge-Wonham Theory of Supervisory Control: A Retrospective and Future Perspectives Outline Formal Synthesis
More informationSanjit A. Seshia EECS, UC Berkeley
EECS 219C: Computer-Aided Verification Explicit-State Model Checking: Additional Material Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: G. Holzmann Checking if M satisfies : Steps 1. Compute Buchi
More informationAutomata-based Verification - III
CS3172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20/22: email: howard.barringer@manchester.ac.uk March 2005 Third Topic Infinite Word Automata Motivation Büchi Automata
More informationMDP Optimal Control under Temporal Logic Constraints - Technical Report -
MDP Optimal Control under Temporal Logic Constraints - Technical Report - Xu Chu Ding Stephen L. Smith Calin Belta Daniela Rus Abstract In this paper, we develop a method to automatically generate a control
More informationProbabilistic Model Checking and Strategy Synthesis for Robot Navigation
Probabilistic Model Checking and Strategy Synthesis for Robot Navigation Dave Parker University of Birmingham (joint work with Bruno Lacerda, Nick Hawes) AIMS CDT, Oxford, May 2015 Overview Probabilistic
More information16.410/413 Principles of Autonomy and Decision Making
6.4/43 Principles of Autonomy and Decision Making Lecture 8: (Mixed-Integer) Linear Programming for Vehicle Routing and Motion Planning Emilio Frazzoli Aeronautics and Astronautics Massachusetts Institute
More informationInfinite Games. Sumit Nain. 28 January Slides Credit: Barbara Jobstmann (CNRS/Verimag) Department of Computer Science Rice University
Infinite Games Sumit Nain Department of Computer Science Rice University 28 January 2013 Slides Credit: Barbara Jobstmann (CNRS/Verimag) Motivation Abstract games are of fundamental importance in mathematics
More informationSynthesis of Reactive Control Protocols for Differentially Flat Systems
DRAFT 1 Synthesis of Reactive Control Protocols for Differentially Flat Systems Jun Liu, Ufuk Topcu, Necmiye Ozay, and Richard M. Murray Abstract We propose a procedure for the synthesis of control protocols
More informationBellman s Curse of Dimensionality
Bellman s Curse of Dimensionality n- dimensional state space Number of states grows exponen
More informationMotion planning applications of Satisfiability Modulo Convex Optimization
Motion planning applications of Satisfiability Modulo Convex Optimization Yasser Shoukry (1) and Paulo Tabuada (2) (1) Department of Electrical and Computer Engineering, UMD (2) Electrical and Computer
More informationAdaptive Cruise Control Design Using Reach Control
18 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising
More informationSwitching Protocol Synthesis for Temporal Logic Specifications
Switching Protocol Synthesis for Temporal Logic Specifications Jun Liu, Necmiye Ozay, Ufuk Topcu, and Richard M. Murray Abstract We consider the problem of synthesizing a robust switching controller for
More informationarxiv: v2 [cs.ro] 15 Jul 2010
1 Optimal Path Planning under Temporal Logic Constraints Stephen L. Smith Jana Tůmová Calin Belta Daniela Rus arxiv:07.2212v2 [cs.ro] 1 Jul 20 Abstract In this paper we present a method for automatically
More informationBounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39
Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:
More informationMotion Planning for LTL Specifications: A Satisfiability Modulo Convex Optimization Approach
Motion Planning for LTL Specifications: A Satisfiability Modulo Convex Optimization Approach Yasser Shoukry UC Berkeley, UCLA, and UPenn Joint work with Pierluigi Nuzzo (UC Berkeley), Indranil Saha (IIT
More informationLTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems
This space is reserved for the EPiC Series header, do not use it LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems Rachel Faran and Orna Kupferman The Hebrew University,
More informationOptimal Temporal Logic Planning in Probabilistic Semantic Maps
Optimal Temporal Logic Planning in Probabilistic Semantic Maps Jie Fu, Nikolay Atanasov, Ufuk Topcu, and George J. Pappas Abstract This paper considers robot motion planning under temporal logic constraints
More informationOptimal Control of Markov Decision Processes with Temporal Logic Constraints
Optimal Control of Markov Decision Processes with Temporal Logic Constraints Xuchu (Dennis) Ding Stephen L. Smith Calin Belta Daniela Rus Abstract In this paper, we develop a method to automatically generate
More informationMulti-Objective Planning with Multiple High Level Task Specifications
Multi-Objective Planning with Multiple High Level Task Specifications Seyedshams Feyzabadi Stefano Carpin Abstract We present an algorithm to solve a sequential stochastic decision making problem whereby
More informationSynthesis of Control Protocols for Autonomous Systems
Unmanned Systems, Vol. 0, No. 0 (2013) 1 19 c World Scientific Publishing Company Synthesis of Control Protocols for Autonomous Systems Tichakorn Wongpiromsarn a, Ufuk Topcu b, Richard M. Murray c a Ministry
More informationRobust Control of Uncertain Markov Decision Processes with Temporal Logic Specifications
Robust Control of Uncertain Markov Decision Processes with Temporal Logic Specifications Eric M. Wolff, Ufuk Topcu, and Richard M. Murray Abstract We present a method for designing a robust control policy
More informationScaling up controller synthesis for linear systems and safety specifications
Scaling up controller synthesis for linear systems and safety specifications Matthias Rungger, Manuel Mazo, Jr and Paulo Tabuada Abstract In this paper we revisit the problem of automatically synthesizing
More informationCHAPTER 3: INTEGER PROGRAMMING
CHAPTER 3: INTEGER PROGRAMMING Overview To this point, we have considered optimization problems with continuous design variables. That is, the design variables can take any value within a continuous feasible
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationAbstractions and Decision Procedures for Effective Software Model Checking
Abstractions and Decision Procedures for Effective Software Model Checking Prof. Natasha Sharygina The University of Lugano, Carnegie Mellon University Microsoft Summer School, Moscow, July 2011 Lecture
More informationAn Incremental Approach to Model Checking Progress Properties
An Incremental Approach to Model Checking Progress Properties Aaron Bradley Fabio Somenzi Zyad Hassan Yan Zhang Department of Electrical, Computer, and Energy Engineering University of Colorado at Boulder
More informationOverview. overview / 357
Overview overview6.1 Introduction Modelling parallel systems Linear Time Properties Regular Properties Linear Temporal Logic (LTL) Computation Tree Logic syntax and semantics of CTL expressiveness of CTL
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationarxiv: v1 [math.oc] 11 Jan 2018
From Uncertainty Data to Robust Policies for Temporal Logic Planning arxiv:181.3663v1 [math.oc 11 Jan 218 ABSTRACT Pier Giuseppe Sessa* Automatic Control Laboratory, ETH Zürich Zürich, Switzerland sessap@student.ethz.ch
More informationarxiv: v2 [math.oc] 27 Aug 2018
From Uncertainty Data to Robust Policies for Temporal Logic Planning arxiv:181.3663v2 [math.oc 27 Aug 218 ABSTRACT Pier Giuseppe Sessa Automatic Control Laboratory, ETH Zurich Zurich, Switzerland sessap@student.ethz.ch
More informationPlanning Under Uncertainty II
Planning Under Uncertainty II Intelligent Robotics 2014/15 Bruno Lacerda Announcement No class next Monday - 17/11/2014 2 Previous Lecture Approach to cope with uncertainty on outcome of actions Markov
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationAutomated Synthesis of Low-rank Control Systems from sc-ltl Specifications using Tensor-Train Decompositions
Automated Synthesis of Low-rank Control Systems from sc-ltl Specifications using Tensor-Train Decompositions John Irvin Alora, Alex Gorodetsky, Sertac Karaman, Youssef Marzouk, Nathan Lowry Abstract Correct-by-design
More informationSynthesis of Switching Protocols from Temporal Logic Specifications
Submitted, 2012 American Control Conference (ACC) http://www.cds.caltech.edu/~murray/papers DRAFT 1 Synthesis of Switching Protocols from Temporal Logic Specifications Jun Liu, Necmiye Ozay, Ufuk Topcu,
More informationSynthesis of Provably Correct Controllers for Autonomous Vehicles in Urban Environments
2011 14th International IEEE Conference on Intelligent Transportation Systems Washington, DC, USA. October 57, 2011 Synthesis of Provably Correct Controllers for Autonomous Vehicles in Urban Environments
More informationarxiv: v1 [cs.lo] 6 Mar 2012
Control of Probabilistic Systems under Dynamic, Partially Known Environments with Temporal Logic Specifications Tichakorn Wongpiromsarn and Emilio Frazzoli arxiv:203.77v [cs.lo] 6 Mar 202 Abstract We consider
More informationChapter 4: Computation tree logic
INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification
More informationCDS 270 (Fall 09) - Lecture Notes for Assignment 8.
CDS 270 (Fall 09) - Lecture Notes for Assignment 8. ecause this part of the course has no slides or textbook, we will provide lecture supplements that include, hopefully, enough discussion to complete
More informationA Learning Based Approach to Control Synthesis of Markov Decision Processes for Linear Temporal Logic Specifications
A Learning Based Approach to Control Synthesis of Markov Decision Processes for Linear Temporal Logic Specifications Dorsa Sadigh, Eric S. Kim, Samuel Coogan, S. Shankar Sastry, Sanjit A. Seshia Abstract
More informationSynthesis via Sampling-Based Abstractions
Synthesis via Sampling-Based Abstractions Some Problems and Initial Ideas Matthias Rungger 2 Morteza Lahijanian 1 Lydia E Kavraki 1 Paulo Tabuada 2 Moshe Y Vardi 1 1 Department of Computer Science, Rice
More informationFormal Verification Techniques. Riccardo Sisto, Politecnico di Torino
Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)
More informationIntermittent Connectivity Control in Mobile Robot Networks
Intermittent Connectivity Control in Mobile Robot Networks Yiannis Kantaros and Michael M. Zavlanos Abstract In this paper, we consider networks of mobile robots responsible for accomplishing tasks, captured
More informationDecomposition of planning for multi-agent systems under LTL specifications
Decomposition of planning for multi-agent systems under LTL specifications Jana Tumova and Dimos V. Dimarogonas KTH Royal Institute of Technology R E C O N F I G December 14, 2015 General Motivation and
More informationLogic Model Checking
Logic Model Checking Lecture Notes 10:18 Caltech 101b.2 January-March 2004 Course Text: The Spin Model Checker: Primer and Reference Manual Addison-Wesley 2003, ISBN 0-321-22862-6, 608 pgs. the assignment
More informationTimed Automata with Observers under Energy Constraints
Timed Automata with Observers under Energy Constraints Patricia Bouyer-Decitre Uli Fahrenberg Kim G. Larsen Nicolas Markey LSV, CNRS & ENS Cachan, France Aalborg Universitet, Danmark /9 Introduction The
More informationTemporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure
Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification
More informationBridging the Gap between Research and Prac4ce: Formal Methods for Powertrain Control So>ware. Jyo$rmoy V. Deshmukh
Bridging the Gap between Research and Prac4ce: Formal Methods for Powertrain Control So>ware Jyo$rmoy V. Deshmukh What is a Powertrain? Main components in delivering power Automo$ve context: engine and
More informationOnline Horizon Selection in Receding Horizon Temporal Logic Planning
Online Horizon Selection in Receding Horizon Temporal Logic Planning Vasumathi Raman 1 and Mattias Fält 2 and Tichakorn Wongpiromsarn 3 and Richard M. Murray 1 Abstract Temporal logics have proven effective
More informationFrom Liveness to Promptness
From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every
More informationSynthesis of Correct-by-Construction Behavior Trees
Submitted, 2017 IEEE/RSJ International Conference on Intelligent Robots Systems (IROS) http://www.cds.caltech.edu/~murray/preprints/cmo17-iros_s.pdf Synthesis of Correct-by-Construction Behavior Trees
More informationComputation Tree Logic
Computation Tree Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE,
More informationEE C128 / ME C134 Feedback Control Systems
EE C128 / ME C134 Feedback Control Systems Lecture Additional Material Introduction to Model Predictive Control Maximilian Balandat Department of Electrical Engineering & Computer Science University of
More informationReceding Horizon Temporal Logic Planning
1 Receding Horizon Temporal Logic Planning Tichaorn Wongpiromsarn, Ufu Topcu, and Richard M. Murray Abstract We present a methodology for automatic synthesis of embedded control software that incorporates
More informationSynthesis of Distributed Control and Communication Schemes from Global LTL Specifications
Synthesis of Distributed Control and Communication Schemes from Global LTL Specifications Yushan Chen, Xu Chu Ding, and Calin Belta Abstract We introduce a technique for synthesis of control and communication
More informationOptimal Multi-Robot Path Planning with LTL Constraints: Guaranteeing Correctness Through Synchronization
Optimal Multi-Robot Path Planning with LTL Constraints: Guaranteeing Correctness Through Synchronization Alphan Ulusoy, Stephen L. Smith, and Calin Belta Abstract In this paper, we consider the automated
More informationarxiv: v2 [cs.ro] 10 Jul 2012
Robust Multi-Robot Optimal Path Planning with Temporal Logic Constraints Alphan Ulusoy Stephen L. Smith Xu Chu Ding Calin Belta arxiv:0.07v [cs.ro] 0 Jul 0 Abstract In this paper we present a method for
More informationAbstraction-based synthesis: Challenges and victories
Abstraction-based synthesis: Challenges and victories Majid Zamani Hybrid Control Systems Group Electrical Engineering Department Technische Universität München December 14, 2015 Majid Zamani (TU München)
More informationA Symbolic Approach to Safety LTL Synthesis
A Symbolic Approach to Safety LTL Synthesis Shufang Zhu 1 Lucas M. Tabajara 2 Jianwen Li Geguang Pu 1 Moshe Y. Vardi 2 1 East China Normal University 2 Rice Lucas M. Tabajara (Rice University) 2 University
More informationNecessary and Sufficient Conditions for Reachability on a Simplex
Necessary and Sufficient Conditions for Reachability on a Simplex Bartek Roszak a, Mireille E. Broucke a a Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto,
More informationExploiting System Structure in Formal Synthesis
CDC 2015 Pre-Conference Workshop Exploiting System Structure in Formal Synthesis Murat Arcak with Sam Coogan and Eric Kim Electrical Engineering and Computer Sciences, UC Berkeley This Talk: Formal synthesis,
More informationCSCI 360 Introduc/on to Ar/ficial Intelligence Week 2: Problem Solving and Op/miza/on. Instructor: Wei-Min Shen
CSCI 360 Introduc/on to Ar/ficial Intelligence Week 2: Problem Solving and Op/miza/on Instructor: Wei-Min Shen Today s Lecture Search Techniques (review & con/nue) Op/miza/on Techniques Home Work 1: descrip/on
More informationTemporal Logic Model Checking
18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University
More informationProbably Approximately Correct MDP Learning and Control With Temporal Logic Constraints
Probably Approximately Correct MDP Learning and Control With Temporal Logic Constraints Jie Fu and Ufuk Topcu Department of Electrical and Systems Engineering University of Pennsylvania Philadelphia, Pennsylvania
More informationEfficient control synthesis for augmented finite transition systems with an application to switching protocols
Submitted, 2014 American Control Conference (ACC) http://www.cds.caltech.edu/~murray/papers/sun+14-acc.html Efficient control synthesis for augmented finite transition systems with an application to switching
More informationLanguages, logics and automata
Languages, logics and automata Anca Muscholl LaBRI, Bordeaux, France EWM summer school, Leiden 2011 1 / 89 Before all that.. Sonia Kowalewskaya Emmy Noether Julia Robinson All this attention has been gratifying
More informationChapter 3: Linear temporal logic
INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification
More informationProbabilistic Temporal Logic for Motion Planning with Resource Threshold Constraints
Robotics: Science and Systems 2012 Sydney, NSW, Australia, July 09-13, 2012 Probabilistic Temporal Logic for Motion Planning with Resource Threshold Constraints Chanyeol Yoo, Robert Fitch and Salah Sukkarieh
More informationProbably Approximately Correct MDP Learning and Control With Temporal Logic Constraints
Probably Approximately Correct MDP Learning and Control With Temporal Logic Constraints Jie Fu and Ufuk Topcu Department of Electrical and Systems Engineering University of Pennsylvania Philadelphia, Pennsylvania
More informationComputation Tree Logic (CTL) & Basic Model Checking Algorithms
Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking
More informationReconfiguration in Motion Planning of Single- and Multi-agent Systems under Infeasible Local LTL Specifications
Reconfiguration in Motion Planning of Single- and Multi-agent Systems under Infeasible Local LTL Specifications Meng Guo and Dimos V. Dimarogonas Abstract A reconfiguration method for the model-checkingbased
More information