MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON

Size: px
Start display at page:

Download "MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT / FUNCTION GENERATORS, MONOLITHIC SILICON"

Transcription

1 C OUND MI-M-38510/78 7 September 2005 SUERSED MI-M-38510/78 6 JUNE 1984 MIITRY SECIFICTION MICROCIRCUITS, DIIT, SCOTTKY TT, RITMETIC OIC UNIT / FUNCTION ENERTORS, MONOITIC SIICON This specification is approved for use by all Departments and gencies of the Department of Defense. The requirements for acquiring the product herein shall consist of this specification sheet and MI-RF SCOE 1.1 Scope. This specification covers the detail requirements for monolithic silicon, Schottky TT, arithmetic logic unit / function generars. Two product assurance classes and a choice of case outlines and lead finishes are provided and are reflected in the complete part number. For this product, the requirements of MI-M have been superseded by MI-RF-38535, (see 6.4). 1.2 art or Identifying Number (). The is in accordance with MI-RF-38535, and as specified herein Device type. The device type is as follows: Inactive for new design after 23 ugust Device type Circuit 01 4-bit arithmetic logic unit / function generar 02 ookahead carry generar Device class. The device class is the product assurance level as defined in MI-RF Case outlines. The case outlines are as designated in MI-STD-1835 and as follows: Outline letter Descriptive designar Terminals ackage style E DI1-T16, CDI2-T16 16 Dual in line package F D-6, CD-6 16 Flat ackage J DI1-T24, CDI2-T24 24 Dual in line package K D-4, CD-4 24 Flat ackage X CQCC2-N28 28 Square chip carrier package Z DF7-4, CDF Flat ackage 3 CQCC1-N28 28 Square chip carrier package Comments, suggestions, or questions on this document should be addressed : Commander, Defense Supply Center Columbus, TTN: DSCC-VS,. O. ox 3990, Columbus, O , or ed bipolar@dscc.dla.mil. Since contact information can change, you may want verify the currency of this address information using the SSIST Online database at MSC N/ FSC 5962

2 MI-M-38510/ bsolute maximum ratings. Supply voltage range V dc +7.0 V dc Input voltage range V dc at -18 m + dc Srage temperature range C +150 C imum power dissipation ( D ) 1/ : Device types mw dc Device type mw dc ead temperature (soldering 10 seconds) C Thermal resistance, junction--case ( θ JC ) : E, F, J, K, X, Z, and 3... (See MI-STD-1835) Junction temperature (T J ) 2/ C 1.4 Recommended operating conditions: Supply voltage (V CC ) V dc minimum dc maximum imum high level input voltage (V I )... dc imum low level input voltage (V I )... dc 3/ Normalized fanout (each output) 4/ ogic low level.. 10 maximum ogic high level. 20 maximum Case operating temperature range (T C ) C 125 C 2.0 ICE DOCUMENTS 2.1 eneral. The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed. 2.2 overnment documents Specifications and standards. The following specifications and standards form a part of this specification the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract. DERTMENT OF DEFENSE SECIFICTIONS MI-RF Integrated Circuits (Microcircuits) Manufacturing, eneral Specification for. DERTMENT OF DEFENSE STNDRDS MI-STD Test Method Standard for Microelectronics. MI-STD Interface Standard Electronic Component Case Outlines. (Copies of these documents are available online at or or from the Standardization Document Order Desk, 700 Robbins venue, uilding 4D, hiladelphia, ) 2.3 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained. 1/ Must withstand the added D due short circuit condition (e.g., I OS ) at one output for 5 seconds duration. 2/ imum junction temperature should not be exceeded except for the allowable short duration burn-in screening per MI-RF / V I = 0.7 V at +125 o C 4/ fanout of 20 normalized loads is provided facilitate connection of unused inputs used inputs. 2

3 MI-M-38510/78 3. REQUIREMENTS 3.1 Qualification. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3). 3.2 Item requirements. The individual item requirements shall be in accordance with MI-RF and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 3.3 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MI-RF and herein Terminal connections and pin designations. The terminal connections and pin designations shall be as specified on figure Truth tables and logic equations. The truth tables and logic equations shall be as specified on figure ogic diagrams. The logic diagrams shall be as specified on figure Schematic circuits. The schematic circuit shall be maintained by the manufacturer and made available the qualifying activity and the preparing activity upon request Case outlines. The case outlines shall be as specified in ead material and finish. The lead material and finish shall be in accordance with MI-RF (see 6.6). 3.5 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range. 3.6 Electrical test requirements. The electrical test requirements for each device class shall be the subgroups specified in Table II. The electrical tests for each subgroup are described in Table III. 3.7 Marking. Marking shall be in accordance with MI-RF and 1.2 herein 3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 11 (see MI-RF-38535, appendix ). 3

4 MI-M-38510/78 TE I. Electrical performance characteristics. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits igh level output voltage V O V CC = 4.5 V; V I = ; 2/ V = ; I O = -1 m 01, V ow level output voltage V O V CC = 4.5 V; V I = ; 2/ V I = ; I O = 20 m 01, V 3/ Input diode clamp V IC V CC = 4.5 V; I = -18 m T C = +25 C 01, V ow level input current at M input ow level input current at input ow level input current at S0 or S3 input I I1 V CC = ; V = 0.5 V 4/ m I I2 V CC = ; V = 0.5 V 4/ m I I3 V CC = ; V = 0.5 V 4/ m ow level input current at S1 or S2 I I4 V CC = ; V = 0.5 V; 5/ 0, 1, 2, 3 = m ow level input current at C n input ow level input current at input I I5 V CC = ; V = 0.5 V 5/ m I I6 V CC = ; V = 0.5 V 4/ m ow level input current at 1 input I I1 V CC = ; V = 0.5 V, C n = 4/ m ow level input current at 1 input I I2 V CC = ; V = 0.5 V, C n = 4/ m ow level input current at 0 input I I3 V CC = ; V = 0.5 V, C n = 4/ m ow level input current at 0 input ow level input current at 3 input ow level input current at 3 input I I4 V CC = ; V = 0.5 V 4/ m I I5 V CC = ; V = 0.5 V 4/ m I I6 V CC = ; V = 0.5 V 4/ m See footnotes at end of table I. 4

5 MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ow level input current at C n input I I7 V CC = ; V = 0.5 V 4/ m ow level input current at 2 input I I8 V CC = ; V = 0.5 V, C n = 4/ m ow level input current at 2 input igh level input current at M input igh level input current at or input igh level input current at S0 or S3 input I I9 V CC = ; V = 0.5 V 4/ m I I1 V CC = ; V = 5/ µ I I2 V CC = ; V = 5/ µ I I3 V CC = ; V = 5/ µ igh level input current at S1 or S2 input I I4 V CC = ; V = ; 5/ 0, 1, 2, 3 = µ igh level input current at C n input igh level input current at M input igh level input current at or input igh level input current at S0 or S3 input I I5 V CC = ; V = 4/ µ I I6 V CC = ; V = 5/ 01 1 m I I7 V CC = ; V = 5/ 01 1 m I I8 V CC = ; V = 5/ 01 1 m igh level input current at S1 or S2 input I I9 V CC = ; V = ; 5/ 0, 1, 2, 3 = 01 1 m igh level input current at C n input I I10 V CC = ; V = 4/ 01 1 m igh level input current at 1 input I I1 V CC = ; V = ; C n = 5/ µ igh level input current at 1 input I I2 V CC = ; V = C n = 5/ µ See footnotes at end of table I. 5

6 MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits igh level input current at 0 input I I3 V CC = ; V = C n = 5/ µ igh-level input current at 0 input igh-level input current at 3 input igh-level input current at 3 input igh level input current at Cn input I I4 V CC = ; V = 5/ µ I I5 V CC = ; V = 5/ µ I I6 V CC = ; V = 5/ µ I I7 V CC = ; V = 5/ µ igh-level input current at 2 input I I8 V CC = ; V = ; C n = 5/ µ igh-level input current at 2 input I I9 V CC = ; V = 5/ µ igh level input current at 1 input I I10 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 1 input I I11 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 0 I I12 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 0 input I I13 V CC = ; V = 5/ 02 1 m igh level input current at 3 input I I14 V CC = ; V = ; C n = 5/ 02 1 m igh level input current at 3 input igh level input current at C n input I I15 V CC = ; V = 5/ 02 1 m I I16 V CC = ; V = 5/ 02 1 m igh level input current at 2 I I17 V CC = ; V = ; C n = 5/ 02 1 m See footnotes at end of table I. 6

7 MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits igh level input current at 2 input I I18 V CC = ; V = 5/ 02 1 m Short circuit output current at output I OS1 V CC = ; S3, 3, 3 = 5/ 6/ m Short circuit output current at C n+4 output Short circuit output current at, thru outputs I OS2 V CC = 5/ 6/ m I OS3 V CC = 4/ 6/ m Short circuit output current I OS V CC = ; V I = ; V = 6/ m Collecr cuff current I CEX V CC = ; V O = ; V I = ; V I = V CC = ; V O = ; V I = ; V I = 01 1 m µ ow level supply current I CC I CC V CC = ; V I = 0 V; V I = 7/ V CC = ; V I = 0 V; V I = m m igh level supply current I CC I CC V CC = ; V I = 0 V; V I = 8/ V CC = ; V I = 0 V; V I = m m ropagation delay times, high low level output: 9/ i or i any F sum mode i or i any F diff mode i or i sum mode t 1 t 2 t 3 sum mode test table ns diff mode test table ns sum mode test table ns See footnotes at end of table I. 7

8 MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ropagation delay times, high--low level output: 9/ i or i diff mode i or i sum mode i or i diff mode C n any sum mode i or i = diff mode C n C n+4 sum mode C n C n+4 diff mode i or i C n+4 sum mode i or i C n+4 diff mode t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 12 diff mode test table ns sum mode test table ns diff mode test table ns sum mode test table ns diff mode test table ns sum mode test table ns diff mode test table ns sum mode test table ns diff mode test table ns i or i any F logic mode t 13 logic mode test table ns ropagation delay times, low high level output: 9/ i or i any F sum mode i or i any F diff mode i or i sum mode See footnotes at end of table I. t 1 t 2 t 3 sum mode test table ns diff mode test table ns sum mode test table ns 8

9 MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ropagation delay times, low high level output: 9/ i or i diff mode i or i sum mode i or i diff mode C n any F sum mode i or i = diff mode C n C n+4 sum mode C n C n+4 diff mode i or i C n+4 sum mode i or i C n+4 diff mode t 4 t 5 t 6 t 7 t 8 t 9 t 10 t 11 t 12 diff mode test table ns sum mode test table ns diff mode test table ns sum mode test table ns diff mode test table ns sum mode test table ns diff mode test table ns sum mode test table ns diff mode test table ns i or i any F logic mode t 13 logic mode test table ns ropagation delay times, high low level output: 10/ C n C n+x, C n+y, C n+z 0, 1, or 2, C n+x, C n+y, C n+z t 1 t 2 V CC = 5.0 V; 0, 1, 2 =, i = V CC = 5.0 V; 0, 1, 2 = ; C n, i = ns ns 0, 1, or 2 C n+y, C n+x, C n+z t 3 V CC = 5.0 V; C n, 0, 1, 2 =, i = 11/ ns See footnotes at end of table I. 9

10 MI-M-38510/78 TE I. Electrical performance characteristics - Continued. Test Symbol Conditions 1/ -55 C T C +125 C Unless Otherwise Specified Device type imits ropagation delay times, high low level output: 10/ 1, 2, or 3 t 4 0, 1, 2, or 3 t 5 0, 1, 2, or 3 t 6 V CC = 5.0 V; i = ; 11/ C n, 1, 2, 3 = V CC = 5.0 V; i = ; 11/ 1, 2, 3 = i = 11/, V CC = 5.0 V; C n, i = ns ns ns ropagation delay times, low high level output: 10/ C n C n+x, C n+y, C n+z t 1 0, 1, or 2, C n+x, C n+y, C n+z t 2 0, 1, or 2, C n+x, C n+y, C n+z t 3 1, 2, or 3 t 4 0, 1, 2, or 3 t 5 0, 1, 2, or 3 t 6 1/ Condition of inputs specified in table III. 2/ V I = 0.7 V dc at 125 C. 3/ V O (max) = 0.45 V dc at 125 C. 4/ ll unspecified inputs at. 5/ ll unspecified inputs at 0 V. V CC = 5.0 V; 0, 1, 2, =, i = V CC = 5.0 V; C n, i = 2.7 V; 0, 1, 2, = 11/ V CC = 5.0 V; C n, 0, 1, 2, = ; i = 11/ V CC = 5.0 V; C n, 1, 2, 3 = ; i = 11/ V CC = 5.0 V; 1, 2, 3 = ; i = 11/ V CC = 5.0 V; i = 11/ C n, i = ns ns ns ns ns ns 6/ Not more than one output should be shorted at a time. 7/ S i, M i at 4.5 V; all other inputs grounded; outputs open. 8/ S i, M at 4.5 V; all other inputs grounded; outputs open. 9/ In i and i, i = 0, 1, 2, or 3. 10/ In i and i, i = 0, 1, 2, or 3. 11/ If not under test. 10

11 MI-M-38510/78 TE II. Electrical test requirements. MI-RF Test requirements Interim electrical parameters Subgroups (see table III) Class S Devices Class Devices 1 1 Final electrical test parameters 1*, 2, 3, 7, 9, 10, 11 roup test requirements 1, 2, 3, 7, 8, 9, 10, 11 1*, 2, 3, 7, 9 1, 2, 3, 7, 8, 9, 10, 11 roup electrical test parameters when using the method 5005 QCI option roup C end-point electrical arameters 1, 2, 3, 7, 8, 9, 10, 11 1, 2, 3, 7, 8, 9, 10, 11 N/ 1, 2, 3 roup D end point electrical arameters 1, 2, 3 1, 2, 3 4. VERIFICTION *D applies subgroup Sampling and inspection. Sampling and inspection procedures shall be in accordance with MI-RF or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. 4.2 Qualification inspection. Qualification inspection shall be in accordance with MI-RF Screening. Screening shall be in accordance with MI-RF-38535, and shall be conducted on all devices prior qualification and conformance inspection. The following additional criteria shall apply: a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MI-RF The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review oard (TR) in accordance with MI-RF and shall be made available the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MI-STD-883. b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior burn-in is optional at the discretion of the manufacturer. c. dditional screening for space level product shall be as specified in MI-RF

12 MI-M-38510/ Technology Conformance Inspection (TCI). Technology conformance inspection shall be in accordance with MI-RF and herein for groups,, C, and D inspections (see through 4.4.4) roup inspection. roup inspection shall be in accordance with table III of MI-RF and as follows: a. Tests shall be as specified in table II herein. b. Subgroups 4, 5, and 6 shall be omitted roup inspection. roup inspection shall be in accordance with table II of MI-RF Electrical parameters shall be as specified in table II herein roup C inspection. roup C inspection shall be in accordance with table IV of MI-RF and as follows: a. End-point electrical parameters shall be as specified in table II herein. b. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MI-RF The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review oard (TR) in accordance with MI-RF and shall be made available the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MI-STD roup D inspection. roup D inspection shall be in accordance with table V of MI-RF End-point electrical tests shall be as specified in table II herein. 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows: Voltage and current. ll voltages given are referenced the microcircuit ground terminal. Currents given are conventional and positive when flowing in the referenced terminal. 12

13 MI-M-38510/78 Device type 01 Device type 02 Terminal Number Case Outline J, K, and Z Case Outline 3 and X Case Outline E and F Function Function Function 1 0 Word inputs NC No Connect 1 Carry generate input 2 0 Word inputs 0 Word inputs 1 Carry propagate input 3 S3 Function select Carry generate inputs 0 Word inputs 0 input 4 S2 Function select Function select Carry propagate S3 inputs inputs 0 input 5 S1 Function select Function select Carry generate S2 inputs inputs 3 input 6 S0 Function select Function select Carry propagate S1 inputs inputs 3 input 7 C n Inv. Carry output S0 Function select Carry ropogate inputs output 8 M Mode control input C n Inv. Carry output round 9 F 0 Function outputs M Mode control input C n+z Carry output 10 F 1 Function outputs NC No Connect Carry generate output 11 F 2 Function outputs F 0 Function outputs C n+y Carry output 12 round F 1 Function outputs C n+x Carry output 13 F 3 Function outputs F 2 Function outputs C n Carry input 14 = Comparar output round 2 Carry generate input 15 Carry ropagate Carry propagate NC No Connect output 2 input 16 C n+4 Inv. Carry output F 3 Function outputs V CC Supply voltage 17 Carry generate output = Comparar output Carry ropagate output Word inputs C n+4 Inv. Carry output 18 3 Word inputs Word inputs Carry generate output 21 2 Word inputs NC No Connect 22 1 Word inputs 3 Word inputs 23 1 Word inputs 3 Word inputs 24 V CC Supply Voltage 2 Word inputs 25 2 Word inputs 26 1 Word inputs 27 1 Word inputs 28 V CC Supply voltage FIURE 1. Terminal connections and pin designations. 13

14 MI-M-38510/78 Selection S3 S2 S1 S0 M = ogic functions C n = 0 C n = 1 = ctive high data 3/ M = ; rithmetic operations C n = 1 C n = 0 = 0 F = F = F = plus 1 1 F = + F = + F = ( + ) plus 1 2 F = F = + F = ( + ) plus 1 3 F = 0 F = minus 1 (2 s compl) F = zero 4 F = F = plus F = plus plus 1 5 F = F = ( + ) plus F = ( + ) plus plus 1 2/ 6 F = F = minus minus 1 F = minus 7 F = F = minus 1 F = FIURE 2. Truth tables and logic equations for device type

15 Selection S3 S2 S1 S0 M = ogic functions MI-M-38510/78 C n = 0 C n = 1 = ctive high data 3/ M = ; rithmetic operations C n = 1 C n = 0 = 8 F = + F = plus F = plus plus 1 9 F = F = plus F = plus plus 1 10 F = F = ( + ) plus F = ( + ) plus plus 1 11 F = F = minus 1 F = 12 F = 1 F = plus 1/ F = plus plus 1 13 F = + F = ( + ) plus F = ( + ) plus plus 1 14 F = + F = ( + ) plus F + ( + ) plus plus 1 15 F = F = minus 1 F = 1/ Each bit is shifted the next more significant position. 2/ This device (U) can be used as a comparar when placed in the subtract mode (i.e., S3 S2 S1 S0 are at logical levels, respectively) and the following expressions are valid: ctive high data When C n is high and C n+4 is high, then When C n is low and C n+4 is high, then < When C n is high and C n+4 is low, then > When C n is low and C n+4 is low, then 3/ The table shown applies for positive logic. If negative logic is used, active high data becomes active low data. FIURE 2. Truth tables and logic equations for device type 01 Continued. 15

16 MI-M-38510/78 Selection S3 S2 S1 S0 M = ogic functions C n = 0 = ctive high data 5/ M = ; rithmetic operations C n = 1 = 0 F = F = minus 1 F = 1 F = F = minus 1 F = 2 F = + F = minus 1 F = 3 F = 1 F = minus 1 (2 s compl) F = zero 4 F = + F = plus ( + ) F = plus ( + ) plus 1 5 F = F = plus ( + ) F = plus ( + ) plus 1 4/ 6 F = F = minus minus 1 F = minus 7 F = + F = + F = ( + ) plus 1 8 F = F = plus ( + ) F = plus ( + ) plus 1 9 F = F = plus F =, plus plus 1 10 F = F = plus ( + ) F = plus ( + ) plus 1 11 F = + F = + F = ( + ) plus 1 12 F = 0 F = plus 1/ F = plus plus 1 13 F = F = plus F = plus plus 1 14 F = F = plus F = plus plus 1 15 F = F = F = plus 1 4/ This device (U) can be used as a comparar when placed in the subtract mode (i.e., S3 S2 S1 S0 are at logical levels, respectively) and the following expressions are valid: ctive low data When C n is low and C n+4 is low, then When C n is high and C n+4 is low, then < When C n is low and C n+4 is high, then > When C n is high and C n+4 is high, then 5/ The table shown applies for negative logic. If positive logic is used, active low data becomes active high data. FIURE 2. Truth tables and logic equations for device type 01 - Continued. 16

17 MI-M-38510/78 Inputs Outputs C n C n+x C n+y C n+z X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X X = igh voltage level = ow voltage level X = Don t care FIURE 2. Truth tables and logic equations for device type 02 Continued. 17

18 MI-M-38510/78 FIURE 3. ogic diagrams. 18

19 MI-M-38510/78 FIURE 3. ogic diagrams Continued. 19

20 MI-M-38510/78 NOTES: 1. The input pulse has the following characteristics: RR 1 Mz, t r = t f 2.5 ns. Z 50 Ω. 2. C includes probe and jig capacitance. 3. ll diodes are 1N3064 or equivalent. 4. oad circuit is required on a given output only where table III indicates on that output. oad circuits may otherwise be omitted. FIURE 4. Waveforms for propagation delay time and test circuit for device type

21 MI-M-38510/78 NOTES: 1. The input pulse has the following characteristics: RR 1 Mz, t r = t f 2.5 ns. Z = 50 Ω. 2. C includes probe and jig capacitance. 3. ll diodes are 1N3064 or equivalent. 4. oad circuit is required on a given output only where table III indicates on that output. oad circuits may otherwise be omitted. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 21

22 MI-M-38510/78 SUM MODE TEST TE FUNCTION UTS: S0 = S3 =, S1 = S2 = M = 0 V TEST t 1 t 1 t 1 t 1 t 3 t 3 t 3 t 3 t 5 t 5 UT UNDER TEST i 1/ OTER UT SME IT Y Y i None i i None OTER DT UTS Y Remaining and Remaining and i i None None i i None None i None i Remaining Y UT UNDER TEST UT WVEFORM C n ny F i 1 C n ny F i 1 Remaining and C n Remaining and C n Remaining, C n / In i, i, and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. FUNCTION UTS: S0 = S3 =, S1 = S2 = M = 0 V TEST UT UNDER TEST OTER UT SME IT Y Y OTER DT UTS Y Y UT UNDER TEST UT WVEFORM t 5 t 5 t 7 t 7 t 9 t 9 t 11 t 11 t 11 t 11 Remaining Remaining i None i 1, C n C n None None ll ll ny F i 1 C n None None ll ll C n+4 1 Remaining Remaining i None i C and C n+4 2 n Remaining Remaining i None i C and C n+4 2 n 1/ In i, i, and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 22

23 MI-M-38510/78 DIFF MODE TEST TE FUNCTION UTS: S1 = S2 =, S0 = S3 = M = 0 V TEST UT UNDER TEST OTER UT SME IT Y Y OTER DT UTS Y Y UT UNDER TEST UT WVEFORM t 2 t 2 i 1/ None i Remaining Remaining, C n ny F i 1 t 2 t 2 i i None Remaining Remaining, C n ny F i 2 t 4 t 4 i None i None Remaining and, C n 1 t 4 t 4 i i None None Remaining and, C n 2 t 6 t 6 i i None None Remaining and, C n 1 t 6 t 6 i None i None Remaining and, C n 2 t 8 t 8 i None i Remaining Remaining, C n = 1 t 8 t 8 i i None Remaining Remaining, C n = 2 t 10 t 10 C n None None ll and None C n+4 1 t 12 t 12 i i None None Remaining and, C n C n+4 2 t 12 t 12 i None i None Remaining and, C n C n+4 1 1/ In i, i, and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 23

24 MI-M-38510/78 TEST t 13 t 13 UT UNDER TEST i 1/ OIC MODE TEST TE FUNCTION UTS: S1 = S2 = M =, S0 = S3 = 0 V OTER UT SME IT Y Y OTER DT UTS Y None i None Y Remaining and, C n UT UNDER TEST UT WVEFORM ny F i 1 t 13 t 13 i None i None Remaining and, C n ny F i 1 1/ In i, i and F i, i = 0, 1, 2, or 3. FIURE 4. Waveforms for propagation delay time and test circuit for device type 01 Continued. 24

25 MI-M-38510/78 NOTES: 1. The input pulse has the following characteristics: RR 1 Mz, t r = t f 2.5 ns. Z 50 Ω. 2. C includes probe and jig capacitance. 3. ll diodes are 1N3064 or equivalent. 4. oad circuit is required on a given output only where table III indicates on that output. oad circuits may otherwise be omitted. FIURE 4. Waveforms for propagation delay time and test circuit for device type 02 Continued. 25

26 Subgroup Symbol MI- STD- 883 method X,3 5/ J,K,Z Test no. TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n V CC Measured terminal Test limits 1 T C =+25 C V O m -1 m -1 m -1 m -1 m -1 m -1 m 4.5 V 2.5 V 26 V O m m m m m m m m = I I V M -1-2 m I I2 I I3 I I V 0.5 V 0.5 V 0.5 V 0.5 V I I V Cn I I V 5.5V I I M 50 µ I I2 I I See footnotes at end of device type V 0.5 V 0.5 V 0.5 V 0.5 V 0.5 V S0 S3 S1 S S0 S MI-M-38510/78

27 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). Subgroup 1 T C =+25 C MI- X,3 5/ STD- Symbol 883 J,K,Z method Test no. I I S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n I I5 43 Cn 250 I I6 44 M 1 m V CC Measured terminal S1 S2 Test limits µ 27 I I7 I I8 I I I I10 57 Cn I OS I OS2 59 I OS I CC V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V V CC 180 I CC V 4.5 V 4.5 V 4.5 V 4.5 V V CC S0 S3 S1 S2 MI-M-38510/78 V IC m m See footnotes at end of device type m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m 4.5 V 0 0 S3 S2 S1 S0 Cn M V

28 TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open). X,3 5/ J,K,Z Test limits Subgroup Symbol MI- STD- 883 method Test no. 0 0 S3 S2 S1 S0 Cn M 0 F 1 F 2 F 3 F = C n V CC Measured terminal 1 T C =+25 C I CEX V = 1 m 2 Same tests, terminal conditions, and limits as for subgroup 1, except T C = +125 C, and V IC tests are omitted. V I = 0.7 V dc and V O (max) = 0.45 V dc. 3 Same tests, terminal conditions, and limits as for subgroup 1, except T C = -55 C, and V IC tests are omitted. 7 T C =+25 C Func- tional tests 1/ 4/ / 2/ 2/ 2/ 2/ 2/ 2/ 2/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 3/ 2/ 2/ 2/ 2/ 2/ 2/ 4.5 V ll output or as shown 3/ 8 1/ 4/ Same tests, terminal conditions, and limits as for subgroup 7, except T C = +125 C and -55 C. 9 T C =+25 C t (Fig. 4) V ns See footnotes at end of device type 01. MI-M-38510/78 28

29 Subgroup Symbol MI- STD- 883 method X,3 5/ J,K,Z Test no. TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n V CC Measured terminal Test limits 9 T C =+25 C t (Fig. 4) V 5.0 V ns 29 t 2 t MI-M-38510/78 t t V t V See footnotes at end of device type

30 30 Subgroup Symbol 9 T C =+25 C MI- STD- 883 method t (Fig. 4) t 5 t 5 t 6 t 6 X,3 5/ J,K,Z Test no TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n t Cn 14 t Cn 14 t See footnotes at end of device type V V CC 5.0 V Measured terminal = = = = = = = = Test limits ns MI-M-38510/78

31 Subgroup 9 T C =+25 C Symbol MI- STD- 883 method t (Fig. 4) X,3 5/ J,K,Z Test no TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 1 F 2 F 3 = C n t Cn 13 t Cn t Cn t Cn V CC 5.0 V Measured terminal = = = = = = = = Test limits 2 27 ns 31 t MI-M-38510/78 t t t See footnotes at end of device type

32 Subgroup 9 T C =+25 C Symbol MI- STD- 883 method t (Fig. 4) X,3 5/ J,K,Z Test no TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n V CC 5.0 V Measured terminal Test limits 2 26 ns T C =+125 C t 13 t V 2.7V MI-M-38510/78 t t t See footnotes at end of device type

33 Subgroup 10 T C =+125 C Symbol MI- STD- 883 method t (Fig. 4) X,3 5/ J,K,Z Test no TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n V CC 5.0 V Measured terminal Test limits 2 16 ns t t 4 t MI-M-38510/78 t V t See footnotes at end of device type

34 Subgroup 10 T C =+125 C Symbol MI- STD- 883 method t (Fig. 4) X,3 5/ J,K,Z Test no TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n V 2.7V V CC 5.0V Measured terminal Test limits 2 20 ns 34 t t V 2.7V Cn 16 t Cn 16 t 8 t t Cn 14.5 t Cn t Cn t Cn 2.7V 2.7V 2.7V 2.7V 2.7V 2.7V = = = = = = = = = = = = = = = = MI-M-38510/78 t See footnotes at end of device type V

35 Subgroup Symbol MI- STD- 883 method X,3 5/ J,K,Z Test no. TE III. roup inspection for device type 01 Continued. Terminal conditions (pins not designated may be,, or open) S3 S2 S1 S0 Cn M F 0 F 1 F 2 F 3 = C n V CC Measured terminal Test limits 10 T C =+125 C t (Fig. 4) V 5.0 V ns 35 t 12 t MI-M-38510/78 t t Same tests, terminal conditions, and limits as subgroup 10, except T C = -55 C. 1/ Tests shall be performed in sequence. 2/ Inputs: = 2.4 V, = 0.4 V. 3/ Outputs: 1.5 V, 1.5 V. 4/ Only a summary of attributes data is required. 5/ 3 and X pins not designated are NC

36 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 1 T C =+25 C V O V -1 m -1 m -1 m -1 m -1 m 4.5 V Cn+X 2.5 V V O m 20 m 20 m 20 m 20 m Cn+X V IC m -18 m -18 m -18 m -18 m -18 m -18 m -18 m -18 m Cn MI-M-38510/78 I I V 5.5V m I I V I I V I I V I I V I I V I I V Cn -1-2 I I V I I V I I µ I I I I See footnotes at end of device type 02.

37 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 1 T C =+25 C I I µ I I I I I I7 35 Cn 50 I I I I I I m I I I I I I I I I I MI-M-38510/78 I I16 44 Cn I I I I I OS I CC V CC 99 I CC V CC 65 See footnotes at end of device type 02

38 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 1 T C =+25 C I CEX V Cn+X 250 µ 2 Same tests, terminal conditions, and limits as for subgroup 1, except T C = +125 C and V IC tests are omitted. V I = 0.7 V dc and V O (max) = 0.45 V dc. 3 Same tests, terminal conditions, and limits as for subgroup 1, except T C = -55 C and V IC tests are omitted T C =+25 C Functional tests 1/ 4/ / 2/ 2/ 2/ 2/ 2/ 3/ 3/ 3/ 3/ 3/ 2/ 2/ 2/ 4.5V ll output or as shown 3/ MI-M-38510/78 8 1/ 4/ Same tests, terminal conditions, and limits as for subgroup 7, except T C = +125 C and -55 C. 9 T C =+25 C t (Fig. 4) V 5.0 V Cn Cn+X 2 12 ns t 1 74 Cn Cn+X t 1 75 Cn t 1 76 Cn t 1 77 Cn t 1 78 Cn t Cn+X See footnotes at end of device type 02.

39 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 9 T C =+25 C t (Fig. 4) V 0 Cn+X 2 9 ns t t t t t t t MI-M-38510/78 t t t t Cn+X t Cn+X t t See footnotes at end of device type 02.

40 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 9 T C =+25 C t (Fig. 4) V ns t t t t t t t MI-M-38510/78 t t t t t t t t t t See footnotes at end of device type 02.

41 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 9 T C =+25 C t (Fig. 4) V ns t t t t t t t t t t MI-M-38510/78 t T C =+125 C t Cn Cn+X t Cn Cn+X t Cn t Cn t Cn t Cn See footnotes at end of device type 02.

42 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 10 T C =+125 C t (Fig. 4) V 0 Cn+X 2 11 ns t Cn+X t t t t t MI-M-38510/78 t t t t t t Cn+X t Cn+X See footnotes at end of device type 02.

43 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 10 T C =+125 C t (Fig. 4) V ns t t t t t t t MI-M-38510/78 t t t t t t t t t See footnotes at end of device type 02.

44 Subgroup Symbol MI- STD-883 method E,F Test no. TE III. roup inspection for device type 02 Continued. Terminal conditions (pins not designated may be,, or open) Measured Test limits terminal C n+z C n+y C n+x C n 2 2 V CC 10 T C =+125 C t (Fig. 4) V ns t t t t t V t t t t MI-M-38510/78 t t t t t Same tests, terminal conditions, and limits as subgroup 10, except T C = -55 C. 1/ Tests shall be performed in sequence. 2/ Inputs: = 2.4 V, = 0.4 V. 3/ Outputs: 1.5 V, 1.5 V. 4/ Only a summary of attributes data is required.

45 MI-M-38510/78 5. CK 5.1 ackaging requirements. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is be performed by DoD or in-house contracr personnel, these personnel need contact the responsible packaging activity ascertain packaging requirements. ackaging requirements are maintained by the Invenry Control oint's packaging activity within the Military Service or Defense gency, or within the military service's system command. ackaging data retrieval is available from the managing Military Department's or Defense gency's aumated packaging files, CD-ROM products, or by contacting the responsible packaging activity. 6. NOTES (This section contains information of a general or explanary nature that may be helpful, but it is not mandary) 6.1 Intended use. Microcircuits conforming this specification are intended for logistic support of existing equipment. 6.2 cquisition requirements. cquisition documents should specify the following: a. Title, number, and date of the specification. b. and compliance identifier, if applicable (see 1.2). c. Requirements for delivery of one copy of the conformance inspection data pertinent the device inspection lot be supplied with each shipment by the device manufacturer, if applicable. d. Requirement for certificate of compliance, if applicable. e. Requirements for notification of change of product or process the acquiring activity in addition notification the qualifying activity, if applicable. f. Requirements for failure analysis (including required test condition of method 5003 of MI-STD-883), corrective action and reporting of results, if applicable. g. Requirements for product assurance options. h. Requirements for special carriers, lead lengths, or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply direct purchase by or direct shipment the overnment. i. Requirements for "JN" marking. j. ackaging requirements (see 5.1). 6.3 Qualification. With respect products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers ist QM whether or not such products have actually been so listed by that date. The attention of the contracrs is called these requirements, and manufacturers are urged arrange have the products that they propose offer the Federal overnment tested for qualification in order that they may be eligible be awarded contracts or purchase orders for the products covered by this specification. Information pertaining qualification of products may be obtained from DSCC-VQ, 3990 E. road Street, Columbus, Ohio Superseding information. The requirements of MI-M have been superseded take advantage of the available Qualified Manufacturer isting (QM) system provided by MI-RF revious references MI-M in this document have been replaced by appropriate references MI-RF ll technical requirements now consist of this specification and MI-RF The MI-M specification sheet number and have been retained avoid adversely impacting existing government logistics systems and contracr's parts lists. 6.5 bbreviations, symbols and definitions. The abbreviations, symbols, and definitions used herein are defined in MI-RF and MI-DK-1331, and as follows:... Electrical ground (common terminal) V... Voltage level at an input terminal. I... Current flowing in an input terminal. 6.6 ogistic support. ead materials and finishes (see 3.4) are interchangeable. Unless otherwise specified, microcircuits acquired for overnment logistic support will be acquired device class (see 1.2.2), lead material and finish (see 3.4). onger length leads and lead forming shall not affect the part number. 45

46 MI-M-38510/ Substitutability. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic industry type. eneric industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability facrs equivalent MI-M device types and may have slight physical variations in relation case size. The presence of this information should not be deemed as permitting substitution of generic industry types for MI-M types or as a waiver of any of the provisions of MI-RF Device type Commercial type 01 54S S Manufacturers designations. Manufacturers circuits included in this specification are designated as shown in table IV. 6.9 Changes from previous issue. Marginal notations are not used in this revision identify changes with respect the previous issue, due the extent of the changes. TE IV. Manufacturers Designations. Circuits Device type Commercial Type Texas Instruments Signetics Corp S181 X X 02 54S182 X Cusdians: rmy CR Navy - EC ir Force 11 D-CC reparing activity: D - CC (roject ) Review activities: rmy MI, SM Navy S, C, MC, S, TD ir Force 03, 19, 99. NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the SSIST Online database at 46

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON INCH-POUND 2 November 2005 SUPERSEDING MIL-M-38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON This specification is

More information

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions.

Reactivated after 17 Jan and may be used for new and existing designs and acquisitions. C-POUND MI-M-38510/653 17 January 2006 SUPERSEDG MI-M-38510/653 15 January 1988 MIITRY SPECIFICTION MICROCIRCUITS, DIGIT, IG-SPEED CMOS, FIP-FOPS, MONOITIC SIICON, POSITIVE OGIC This specification is approved

More information

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON. Inactive for new design after 7 September 1995 MILITARY SPECIFICATION INCH-POUND MIL-M-38510/2G 8 February 2005 SUPERSEDING MIL-M-38510/2E 24 December 1974 MIL-M-0038510/2F (USAF) 24 OCTOBER 1975 MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995.

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON. Inactive for new design after 7 September 1995. INCH-POUND 16 February 2005 SUPERSEDING MIL-M-38510/10C 3 March 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, DECODERS MONOLITHIC SILICON This specification is approved for use by all

More information

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON

MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/344A 14 April 2004 SUPERSEDING MIL-M-38510/344 12 June 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, ADVANCED SCHOTTKY TTL, DECADE COUNTERS, MONOLITHIC SILICON This

More information

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC SILICON. Inactive for new design after 18 April 1997. INCH-POUND MIL-M-38510/301F 4 March 2004 SUPERSEDING MIL-M-38510/301E 14 February 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR LOW-POWER SCHOTTKY TTL, FLIP-FLOPS, CASCADABLE, MONOLITHIC

More information

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997.

MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON. Inactive for new design after 18 April 1997. INCH-POUND MIL-M-38510/315D 27 October 2003 SUPERSEDING MIL-M-38510/315C 17 JANUARY 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, LOW-POWER SCHOTTKY TTL, COUNTERS, MONOLITHIC SILICON This specification

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/12J 22 February 2005 SUPERSEDING MIL-M-38510/12H 16 December 2003 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, TTL, MONOSTABLE MULTIVIBRATORS, MONOLITHIC SILICON This

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update to current requirements. Editorial changes throughout. - gap Raymond Monnin REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Update to current requirements. Editorial changes throughout. - gap 06-10-05 Raymond Monnin Remove class M references. Update drawing to current MIL-PRF-38535

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON, POSITIVE LOGIC INCH-POUND 12 October 2005 SUPERSEDING MIL-M-38510/190C 22 October 1986 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, CMOS/ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH OVERVOLTAGE PROTECTION, MONOLITHIC SILICON,

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON INCH-POUND MIL-M-38510/135G 22 March 2010 SUPERSEDING MIL-M-38510/135F 8 April 2008 MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, LOW OFFSET OPERATIONAL AMPLIFIERS, MONOLITHIC SILICON Reactivated after

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, 4-CHANNEL DIFFERENTIAL, ANALOG MULTIPLEXER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Update boilerplate paragraphs to current MIL-PRF-38535 requirements. Delete references to device class M requirements. - ro 12-10-29 C. SFFLE REV REV REV

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, PRECISION TIMER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 16 17 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS

More information

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, LINEAR, 8 BIT, DIGITAL-TO-ANALOG CONVERTERS, MONOLITHIC SILICON NCHPOUND October, 2011 SUPERSEDNG MLM8510/11B 21 June 2005 MLTARY SPECFCATON MCROCRCUTS, LNEAR, 8 BT, DGTALTOANALOG CONVERTERS, MONOLTHC SLCON This specification is approved for use by all Departments

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS, STATIC SHIFT REGISTER, MONOLITHIC SILICON, POSITIVE LOGIC MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, STATIC SIFT REGISTER, MONOITIC SIICON, POSITIVE OGIC This specification is approved for use by all Departments and Agencies of the Department of Defense.

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Delete all match referenced tests as specified under Table I. - ro C. REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Delete all match referenced tests as specified under Table I. - ro 16-04-04 C. SFFLE REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/

More information

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions.

Reactivated after 10 Aug and may be used for new and existing designs and acquisitions. INC-POUND 10 August 2004 SUPERSEDING MI-M-38510/175B 30 April 1984 MIITARY SPECIFICATION MICROCIRCUITS, DIGITA, CMOS, POSITIVE OGIC, FIP-FOPS AND MONOSTABE MUTIVIBRATOR, MONOITIC SIICON Reactivated after

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, LINEAR, CMOS 8-BIT DAC WITH OUTPUT AMPLIFIER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Drawing updated to reflect current requirements. - ro 03-01-28 R. MONNIN REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 PMIC N/ STNDRD MICROCIRCUIT

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV SHEET REV SHEET 15 REV STATUS OF SHEETS SHEET REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REV REV 15 REV STATUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A MICROCIRCUIT DRAWING PREPARED BY Greg Cecil CHECKED BY Greg Cecil http://www.landandmaritime.dla.mil/

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with N.O.R R M. A. FRYE RVISIONS LTR DSCRIPTION DAT (YR-MO-DA) APPROVD A Changes in accordance with N.O.R. 5962-R163-92. 92-03-26 M. A. FRY B Changes in accordance with N.O.R. 5962-R228-94. 94-07-27 M. A. FRY C Drawing updated

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Drawing updated to reflect current requirements R. MONNIN REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Drawing updated to reflect current requirements. 02-11-20 R. MONNIN B Part of 5 year review update. -rrp 09-06-20 J. RODENBEK Update document paragraphs

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED R. HEBER devices back to the document. - ro REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A B Change the location of footnote 2/ under Table IIA in accordance with N.O.R. 5962-R038-97. Add case outline X, paragraph 1.5, and radiation hardened

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A Add conditions of I R = 15 ma for subgroups 2, 3 and make limit changes to the V R / T test as specified under Table I. - ro 11-03-24. SAFFLE B Add device

More information

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON INCH POUND 23 JANUARY 2006 SUPERSEDING MIL-M-38510/289 4 DECEMBER 1986 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, CMOS 4096 BIT STATIC RANDOM ACCESS MEMORY (RAM) MONOLITHIC SILICON This specification

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED SIZE A REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R015-98. 98-01-07 Monica L. Poelking Update boilerplate to MIL-PRF-38535 and updated appendix A. Editorial changes

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Changes in accordance with NOR 5962-R Monica L. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Changes in accordance with NOR 5962-R020-98. 98-01-22 Monica L. Poelking Updated boilerplate and Appendix A. Editorial changes throughout. - tmh 00-05-09

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Update boilerplate paragraph to current MIL-PRF requirements. - ro C. REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A B Add device types 04, 05, and 06. Add case outlines D and H. Make changes to 1.3, table I, and figure 1. Replaced reference to MIL-STD-973 with reference

More information

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct

throughout. --les. Raymond Monnin H Update to reflect latest changes in format and requirements. Correct REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED C Convert to military drawing format. Case E inactive for new design. Change V IL, t PLH1, t PHL1, and t PLH2. Delete minimum limits from I IL and propagation

More information

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING. MICROCIRCUIT, DIGITAL-LINEAR, BiCMOS, RADIATION HARDENED, NON-INVERTING QUAD DRIVER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add a footnote and make clarification changes to SET as specified under 1.5 and Table I. Add T C = +25 C to SEL, SE, and SET as specified under 1.5

More information

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT

MICROCIRCUIT, HYBRID, CMOS, LINEAR, ANALOG MULTIPLEXER, 64 CHANNEL, +3.3 TO +5 VOLT REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED REV REV 15 16 17 18 19 20 REV STTUS REV OF S 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/ STNDRD MICROCIRCUIT DRWING THIS DRWING IS VILBLE FOR USE BY LL DEPRTMENTS

More information

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer

Device Type Generic Number Circuit Function 01 DG406A(x)/883B 16-Channel Analog Multiplexer 02 DG407A(x)/883B Dual 8-Channel Analog Multiplexer SCOPE: IMPROVED 6-CHANNEL/DUAL 8-CHANNEL, HIGH PERFORMANCE CMOS ANALOG MULTIPLEXER Device Type Generic Number Circuit Function 0 DG406A(x)/883B 6-Channel Analog Multiplexer DG407A(x)/883B Dual 8-Channel

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: SCOPE: QUAD, SPST, HIGH SPEED ANALOG SWITCH Device Type Generic Number SMD Number DG44A(x)/883B 56-04MC DG44A(x)/883B 56-04MC Case Outline(s). The case outlines shall be designated in Mil-Std-835 and as

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED EVISIONS LT DESCIPTION DATE (Y-MO-DA) APPOVED H J K Add vendors CAGE 07933, 04713, and 27014. Add device type 02. Inactive case D for new design. Change input offset current limit for +25 C. Change group

More information

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin

REVISIONS. A Changes made in accordance with NOR 5962-R thl Raymond L. Monnin REVISIONS LTR ESCRIPTION ATE (YR-MO-A) APPROVE A Changes made in accordance with NOR 5962-R066-98. - thl 98-03-25 Raymond L. Monnin B Add device class T criteria. Editorial changes throughout. - jak 98-12-07

More information

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, CMOS SPDT SWITCH, MONOLITHIC SILICON REVISIONS REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 PMIC N/ PREPRED BY RICK OFFICER

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows: +SCOPE: TTL COMPATIBLE CMOS ANALOG SWITCHES Device Type Generic Number 0 DG300A(x)/883B 02 DG30A(x)/883B 03 DG302A(x)/883B 04 DG303A(x)/883B Case Outline(s). The case outlines shall be designated in Mil-Std-835

More information

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function. Rev. 0 30 June 2009 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR, MONOLITHIC SILICON REVISIONS REVISIONS LTR DESCRIPTION DTE PPROVED Update boilerplate to current MIL-PRF-38535 requirements. - PHN 14-06-24 Thomas M. Hess CURRENT DESIGN CTIVITY CGE CODE HS CHNGED NMES TO: DL LND ND MRITIME 43218-3990

More information

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G02 provides the single 2-input NOR function. Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86. Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, ANALOG MULTIPLEXER/ DEMULTIPLEXER, MONOLITHIC SILICON REVISIONS LTR ESCRIPTION TE (YR-MO-) PPROVE Changes in accordance with NOR 5962-R013-98. 97-12-17 Raymond Monnin B C Incorporate revision. Update boilerplate to MIL-PRF-38535 requirements. Editorial changes

More information

DETAIL SPECIFICATION SHEET

DETAIL SPECIFICATION SHEET INCH POUND MIL DTL 28803/1E 1 September 2018 SUPERSEDING MIL D 28803/1E 4 September 2013 DETAIL SPECIFICATION SHEET DISPLAY, OPTOELECTRONIC, SEGMENTED READOUT, BACKLIGHTED, STYLE II (LIGHT EMITTING DIODE),

More information

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. C Add radiation hardened level L devices and delete figures 1 and 3. - ro R. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A B Make changes to TR(tr), TR(os), SR+, SR-, NI(BB), NI(PC), CS tests as specified in table I, 1.5, 4.4.1b, and table II. - ro Add test conditions to

More information

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking

REVISIONS. A Changes in accordance with NOR 5962-R thl Monica L. Poelking REVISIONS LTR DESRIPTION DATE (YR-MO-DA) APPROVED A hanges in accordance with NOR 5962-R195-97. - thl 97-02-28 Monica L. Poelking B hanges in accordance with NOR 5962-R431-97. rc 97-08-08 Raymond Monnin

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC14; 74AHCT14. Hex inverting Schmitt trigger Rev. 05 4 May 2009 Product data sheet. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance with

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic

More information

The 74LV32 provides a quad 2-input OR function.

The 74LV32 provides a quad 2-input OR function. Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

Radiation Performance Data Package MUX8522-S

Radiation Performance Data Package MUX8522-S March 15, 2010 Radiation Performance Data Package MUX8522-S MUX8522-S DSCC SMD Part Number: 5962-0923101KXC Dual 16 channel analog multiplexer, high impedance analog input. Prepared by: Aeroflex Plainview,

More information

Distributed by: www.jameco.com 1-800-831-42 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download:

More information

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74AHC1G00; 74AHCT1G00

74AHC1G00; 74AHCT1G00 74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Add device type 02 and case outline Y. - ro C. SAFFLE SIZE A REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add device type 02 and case outline Y. - ro 16-06-10 C. SAFFLE Make corrections under figure 2; for case outline X, pin 23, delete A3 and substitute

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers. Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state Rev. 06 6 March 2006 Product data sheet. General description 2. Features 3. Quick reference data The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. This device combines low

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

74AHC2G126; 74AHCT2G126

74AHC2G126; 74AHCT2G126 Rev. 04 27 pril 2009 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC2G126 and 74HCT2G126 are high-speed Si-gate CMOS devices. They provide a dual non-inverting buffer/line

More information

The 74HC21 provide the 4-input AND function.

The 74HC21 provide the 4-input AND function. Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 2 3 November 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED dd paragraphs 1.5, 4.4.4.1, and 4.4.4.2 for radiation hardened requirements. Make change to Input voltage Enable (EN) maximum limit as specified under paragraph

More information

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS11A Triple 3-Input AND gate. Product specification 1991 Feb 08 IC05 Data Handbook INTEGRATED CIRCUITS Triple 3-Input AND gate 1991 Feb 08 IC05 Data Handbook TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL) 5.5ns 1.3mA PIN CONFIGURATION 1A 1 1B 2 14 13 V CC 1C ORDERING INFORMATION

More information

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R.

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Add class T requirements. Update boilerplate. Redrawn. - rrp R. REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED A Add paragraph 3.1.1 and add appendix A for microcircuit die. Changes in accordance with NOR 5962-R033-97. 96-11-06 R. MONNIN B Add class T requirements.

More information

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET Rev. 1 23 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 1 22 April 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Infmation The IC06 74C/CT/CU/CMOS ogic

More information

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON

DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, +5 V PROGRAMMABLE LOW DROPOUT VOLTAGE REGULATOR, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DTE PPROVED Prepared in accordance with SME Y14.24 Vendor item drawing REV PGE REV PGE REV STTUS OF PGES REV PGE 1 2 3 4 5 6 7 8 9 10 11 PMIC N/ PREPRED BY RICK OFFICER DL LND

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage Rev. 2 12 March 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

Octal buffer/line driver (3-State)

Octal buffer/line driver (3-State) FEATURES Octal bus interface Functio similar to the ABT4 Provides ideal interface and increases fan-out of MOS Microprocessors Efficient pinout to facilitate PC board layout 3-State buffer outputs sink

More information

Radiation Performance Data Package MUX8501-S

Radiation Performance Data Package MUX8501-S February 01, 2010 Radiation Performance Data Package MUX8501-S MUX8501-S DSCC SMD Part Number: 5962-0050202KXC 64 channel analog multiplexer, high impedance analog input with ESD protection Prepared by:

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET F a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Infmation The IC6 74C/CT/CU/CMOS ogic

More information

74AHC1G14; 74AHCT1G14

74AHC1G14; 74AHCT1G14 Rev. 6 18 May 29 Product data sheet 1. General description 2. Features 3. pplications 74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an inverting buffer function with Schmitt

More information

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses Rev. 2 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a wide

More information

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using Rev. 24 March 29 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package

More information

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function. Rev. 03 September 200 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin compatible

More information

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package. Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device

More information

74HC153-Q100; 74HCT153-Q100

74HC153-Q100; 74HCT153-Q100 Rev. 3 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each

More information

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers Rev. 4 24 February 29 Product data sheet 1. Product profile 1.1 General description Ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PHB108NQ03LT. N-channel TrenchMOS logic level FET Rev. 4 2 February 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function. Rev. 02 5 November 2007 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They

More information

60 V, 0.3 A N-channel Trench MOSFET

60 V, 0.3 A N-channel Trench MOSFET Rev. 01 11 September 2009 Product data sheet 1. Product profile 1.1 General description ESD protected N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT2 (TO-26AB) Surface-Mounted

More information