A Novel Gate-Level NBTI Delay Degradation Model with Stacking Effect
|
|
- Maximilian Sharp
- 6 years ago
- Views:
Transcription
1 A Novel Gate-Level NBTI Delay Degradaton Model wth Stackng Effect Hong Luo 1,YuWang 1,KuHe 1, Rong Luo 1, Huazhong Yang 1,,andYuanXe 2, 1 Crcuts and Systems Dvson, Dept. of EE, Tsnghua Unv., Bejng, , P.R. Chna luohong99@mals.thu.edu.cn 2 CSE Department, Pennsylvana State Unversty, Unversty Park, PA, USA yuanxe@cse.psu.edu Abstract. In ths paper, we propose a gate-level NBTI delay degradaton model, where the stress voltage varablty due to PMOS transstors stackng effect s consdered for the frst tme. Expermental results show that our gate-level NBTI delay degradaton model results n a tghten upper bound for crcut performance analyss. The tradtonal crcut degradaton analyss leads to on average 59.3% overestmaton. The pn reorderng technque can mtgate on average 6.4% performance degradaton n our benchmark crcuts. 1 Introducton As technology scales, accelerated agng effect [1] for nanoscale devces poses as a key challenge for desgners to fnd countermeasures that effectvely mtgate the degradaton and prolong system s lfetme. Negatve bas temperature nstablty (NBTI), whch has deleterous effect on the threshold voltage and the drve current of PMOS transstors, s emergng as one of the major relablty concerns [2]. Due to NBTI effect, the threshold voltage of PMOS transstor s shfted, carrer moblty and dran current are reduced [3], and the performance degradaton occurs [4,5,6]. The NBTI phenomena can be classfed as statc NBTI and dynamc NBTI. Statc NBTI s under the DC stress condton, and the detaled physcal mechansm was descrbed n [7]. The mpact of electrc and envronment parameters (such as electrc feld across the oxde and temperature) on the nterface trap generaton was studed n [8, 9]. Dynamc NBTI under the AC stress condton leads to a less severe parameter s shft over long tme because of the recovery phenomenon [4, 9, 10, 11]. Many analytcal NBTI models have been proposed recently. The mpact of NBTI on the worst case performance degradaton of dgtal crcuts was analyzed n [12]. An analytcal model for mult-cycle dynamc NBTI was proposed n [13], where a recurson process was used to evaluate the NBTI effect. A predctve NBTI model was proposed n [14, 15], the effect of varous process and desgn parameters was descrbed. An accurate and fast close-form analytcal model was proposed n [16], where temperatureaware NBTI modelng was also consdered. Ths work was supported by grants from 863 program of Chna (No. 2006AA01Z224), and NSFC (No , No ). Yuan Xe s work was supported n part by NSF CAREER and MARCO/DRAPA- GSRC. N. Azemard and L. Svensson (Eds.): PATMOS 2007, LNCS 4644, pp , c Sprnger-Verlag Berln Hedelberg 2007
2 A Novel Gate-Level NBTI Delay Degradaton Model 161 Most of these prevous proposed NBTI models may suffer from naccuracy or hgh computatonal complexty, and gate-level NBTI modelng s stll n ts nfancy. In ths paper, based on an accurate and fast close-form analytcal model [16], we propose a gate-level NBTI delay degradaton model consderng stackng effect. Our contrbuton n ths paper dstngushes tself n the followng aspects: A sngle transstor analytcal NBTI model s extended to a novel gate-level model, whch for the frst tme consders the varablty of the stress voltage due to stackng effect; A novel accurate gate-level delay model for V th degradaton s frst proposed. A tghtened upper bound for crcut performance degradaton can be acheved wth our new gate-level delay model. The rest of the paper s organzed as follows. In Secton 2, we frst revew prevous NBTI models, then our model consderng the varablty of the stress voltage due to stackng effect s descrbed. In Secton 3, the new gate-level delay model s presented based on tradtonal delay analyss. The smulaton results of the ALU benchmark crcuts are shown and analyzed n Secton 4. Fnally, Secton 5 concludes the paper. Note that the smulaton results n the followng sectons are based on a standard cell lbrary constructed usng the PTM 90nm bulk CMOS model [17]. V dd = 1.2V, V th = 200mV are set for all the transstors n the crcuts. The operaton tme s set to s (about 10yr). 2 NBTI Model 2.1 Prevous NBTI Models A threshold voltage degradaton ΔV th s caused by the nterface trap generaton due to PMOS NBTI effect, whch s descrbed by [18] ΔV th = (1 + m) q en t (t) (1) C ox where m represents equvalent V th shfts due to moblty degradaton, q e s the electronc charge, C ox s the gate oxde capactance, and N t (t) s the nterface trap generaton due to PMOS NBTI effect. The nterface trap generaton s often descrbed by the reacton-dffuson (R-D) model [19]. An analytcal soluton exsts under the DC stress condton, whch s regarded as statc NBTI model, kf N 0 N t (t)=1.16 (D H t) 1/4 = Bt 1/4 (2) k r where N 0 s the concentraton of ntal nterface defects; k f s dssocaton rate whch depends on electrc feld across the gate oxde, and k r s constant self-annealng rate; and D H s the correspondng dffuson coeffcent [19].
3 162 H. Luo et al. Interface traps ΔN t ( cm -2 ) Tme = s k f = 0.01s -1 k r = cm 3 /s N 0 = cm -2 D H = cm 2 /s 6.0 Kumar Our model Duty cycle (Our model) 9.08 (Kumar) 8.89 Fg. 1. Comparson between Kumar s and our models In the mult-cycle dynamc NBTI model proposed by Kumar et al. [13], the nterface trap generaton can be evaluated by a recurson formula, [ ( ) ] N t [(n + p s )T ]=Nt 0 Nt (nt) 4 1/4 p s + (3) where Nt 0 = BT 1/4 1 p,andβ = s 2 ; T and p s are the perod and the duty cycle of the stress waveform, respectvely. Actually, Eq. (3) descrbes a tght upper bound of all the relaxaton phases. A close-form equaton was proposed n [16] usng the fttng approach. The model n [16] can descrbe the dynamc NBTI effect wth the same accuracy but faster. In ths paper, we use the same method n [16] to construct our dynamc NBTI model. Eq. (3) n Kumar s model [13] s used as the fttng target functon. Hence, the nterface trap generaton can be descrbed as kf N 0 N t (t)=1.16 ξ (p s ) (D H t) 1/4 (4) k r where ξ (p s )=p 0.27p s s. The comparson between Kumar s and our model s shown n Fg. 1, and the Maxmum Error of N t (t) s 2.14% ( cm 2 from our model, and cm 2 from Kumar s model n Fg. 1). 2.2 Our Novel Gate-Level NBTI Model wth Stackng Effect Tradtonally, the estmaton method of V th degradaton n a logc gate due to NBTI s as follows: the PMOS transstors and ther correspondng nputs are frst assumed to be mutually ndependent; then the V th degradaton of each PMOS transstor s analyzed ndependently based on Eq. (4); fnally, the maxmum value s chosen to be the V th degradaton of the gate and can be used to calculate the delay degradaton of the gate. N 0 t
4 A Novel Gate-Level NBTI Delay Degradaton Model 163 FS PS R FS PS R 0 T 2T (n 1)T nt FS PS Cycle 1 Cycle 2 Cycle n R t FS FS FS PS R PS R PS 0 T 2T (n 1)T nt Cycle 1 Cycle 2 Cycle n R t Fg. 2. Stress waveform appled to the gate of the PMOS transstor (R s relaxaton, and FS, PS are full stress, partal stress, respectvely) Obvously, the above method s not accurate n the gate-level NBTI analyss, because the stackng effect s not consdered. In [14], V th varablty due to the body effect n the transstor stack was consdered, but only the statc NBTI effect was analyzed. In ths secton, a novel gate-level NBTI model wth stackng effect s proposed based on the transstor-level NBTI model gven n Secton 2.1. In ths paper, the stress voltage varablty due to stackng effect n the logc gate s consdered. Because of the resstance of the transstors, the nternal nodes are based at a mddle voltage, whch leads to dfferent V gs of the PMOS transstors. Therefore, when the PMOS transstor s under stress, t s not always V dd based. We denote the stress condton under V dd as full stress (FS), and the stress under a lower voltage as partal stress (PS). Before the new V th degradaton model wth stackng effect s proposed, the nterface trap generaton due to dynamc PMOS NBTI effect mxed wth full stress and partal stress should be analyzed. The random aperodc sgnal can be converted to determnstc perodc waveform, based on the sgnal probablty (SP). Wth the same SP, the NBTI effect wll be the same [6]. Hence, we use the waveform shown n Fg. 2 as the nput of PMOS transstor. In the frst waveform, the full stress phase s ahead of the partal stress phase n one cycle; and the second waveform shows the reversed condton. From the numerc smulaton based on the reacton-dffuson model [19], we fnd that the order of these phases have neglgble mpact on the fnal generaton of nterface traps. Fg. 3 shows the comparson between the stress waveforms n Fg. 2 and the error s 0.18% ( cm 2 vs cm 2 ). In the followng part of ths paper, we assume that full stress s always ahead of partal stress n a cycle. Fg. 4 shows the numerc smulated nterface trap generaton due to dynamc NBTI under dfferent tme rato of full stress phase to partal stress phase. We fnd that the mxed effect of these two stress phases can be derved by weghted averagng the full stress and partal stress effect, whch s descrbed as N t,mxed = p FS p PS N t,fs + N t,ps (5) p FS + p PS p FS + p PS where N t,fs s the nterface trap generaton f all stress phases are full stress ; and N t,ps s the nterface trap generaton f all stress phases are partal stress. The parameters p FS and p PS are sgnal probabltes of full stress and partal stress, respectvely. By
5 164 H. Luo et al. Interface traps ΔN t ( cm -2 ) FS: k f = 0.01s -1 PS: k f = 0.004s Operaton tme (s) (PS ahead) 5.51 (FS ahead) 5.50 FS ahead of PS PS ahead of FS Fg. 3. The mpact of the stress phases order on nterface trap generaton Interface traps ΔN t ( cm -2 ) % FS 60% PS 30% FS, 30% PS 40% FS, 20% PS 20% FS, 40% PS Operaton tme (s) Fg. 4. The analyss of mxed NBTI effect of full stress and partal stress calculatng, we fnd the maxmum error occurs at 30% FS, 30% PS. The smulated trap generaton s cm 2 as shown n Fg. 4, and by Eq. (5), the estmated nterface trap generaton s cm 2. Therefore, the maxmum error s 2.18%. However, n a transstor stack, the PMOS transstors can be based at varous voltages, so there exsts more than one partal stress condton. Therefore the law descrbed above s extended to more than two dfferent stress condtons. Frst, we number these stress condtons as S 0,S 1,S 2,...,andS 0 s always the full stress condton. The sgnal probabltes of these stress condtons are p 0, p 1, p 2,..., respectvely, and the sgnal probablty of relaxaton condton s denoted as r; so the duty cycle p s of all the stress condtons s p s = p = 1 r (6) where the number of s s related to the number of PMOS transstors n the stack.
6 A Novel Gate-Level NBTI Delay Degradaton Model 165 As the threshold voltage degradaton s proportonal to the nterface trap generaton, the fnal V th degradaton due to PMOS NBTI effect wth more than one stress condton s modeled accordng to Eq. (5) as p ΔV th = ΔV th, (7) p s where ΔV th, s the correspondng threshold voltage degradaton f all the stress phases are S. Accordng to Eq. (1) and (4), ΔV th, s expressed as ΔV th, = η p s 0.27p s t 1/4 (8) and the parameter η s decded by the predctve model proposed n [14], η = A T ox C ox (V gs, V th ) exp( E ox, ) exp( E a E 0 k b T ) (9) where V gs, s the stress voltage correspondng to dfferent stress phase due to stackng effect frst descrbed n ths paper, and other parameters are the same as n [14]. If only one full stress condton s consdered, that s p s = p 0, Eq. (7) can be smplfed as 0.27p ΔV th = ΔV th,0 = η 0 p s s t 1/4 (10) whch conssts wth the NBTI model n secton Gate-Level Delay Degradaton Analyss 3.1 Tradtonal Gate Delay Model Prevously, the propagaton delay of a gate can be approxmately expressed as [18] t pd = C LV dd C L V dd L eff = I d μc ox W eff (V gs V th ) α (11) where α s the velocty saturaton ndex, and C L contans the parastc capactance. The shft n the transstor threshold voltage ΔV t can be derved usng Eq. (10). Hence, wth the Taylor seres expanson, the delay degradaton Δt pd for the gate s derved as Δt pd = αδv th V gs V th t pd0 (12) where t pd0 s the orgnal delay of the gate wthout any V th degradaton, and can be extracted from thrd-party tme analyss tools. 3.2 Our Novel Gate-Level Delay Model The proposed NBTI model wth stackng effect descrbed n Secton 2.2 leads to dfferent V th degradaton for each PMOS transstor n a logc gate, but the gate delay model
7 166 H. Luo et al. D C B A V dd M0 u M1 v M2 w M3 Y M4 M5 M6 M7 C L Fg. 5. The schematc of NOR4 gate descrbed n Secton 3.1 s ncapable to handle ths stuaton. So a novel gate-level delay model s proposed n ths paper. An NOR4 gate s used to llustrate our dervaton, and the schematc s shown n Fg. 5, where C L s the external load capactance. If the V th degradaton of these PMOS transstors are small, the gate delay can be consdered lnear wth ΔV th and C L, t pd = t pd0 + Δt pd = t pd0 + [(α C L + β )ΔV th,m ], = 0,1,2,3 (13) where the parameters α and β descrbe the effect of chargng external load capactance C L and nternal parastc capactance respectvely, and they only depend on the gate type. In order to use the exstng results extracted from the tmng analyss tools drectly, the term C L n Eq. (13) should be elmnated. From Eq. (11), we can derve another lnear equaton, that the orgnal propagaton delay s lnear wth external load capactance C L, t pd0 = P C L + Q (14) where P s the load delay factor, and Q descrbes the ntrnsc delay. From Eq. (13) and (14), t pd can be derved as [( ) ] tpd0 Q t pd = t pd0 + α + β ΔV th,m P = t pd0 + t pd0 g = α P, h = (g ΔV th,m )+ (h ΔV th,m ) (15) ( β Q ) P α where g and h only depend on the gate type. In the standard-cell desgn, the parameters g and h of all the gates n the cell lbrary can be calculated n advance, and then a lookup table s created. (16)
8 A Novel Gate-Level NBTI Delay Degradaton Model 167 Table 1. Threshold voltage degradaton n NOR4 gate Transstor M0 M1 M2 M3 ΔV th 25.7mV 20.6mV 14.5mV 5.5mV Table 2. Comparson between the tradtonal gate delay analyss and our gate-level delay model Gate Orgnal delay Hspce Our model Tradtonal model Type t pd0 Δt pd Δt pd Estmaton error Δt pd Overestmaton NOR ps 6.9ps 7.0ps 1.4% 10.5ps 50.0% NOR ps 5.7ps 5.8ps 1.8% 8.4ps 44.8% NOR ps 4.7ps 4.7ps 0.0% 6.1ps 29.8% INV 83.5ps 3.6ps 3.6ps 0.0% 3.6ps 0.0% We demonstrate the mpact of stress voltage varablty due to stackng effect on NBTI analyss. The sgnal probabltes of all the nput patterns are equal. The V th degradaton of all the PMOS transstors n NOR4 gate are shown n Table 1. We can see that transstor M0, whch s closest to the power supply as shown n Fg. 5, has the largest threshold voltage degradaton; whle M3 has the smallest threshold voltage degradaton. Therefore, the gate-level delay analyss s necessary for accurate estmaton of NBTI effect. The comparson between tradtonal gate delay analyss and our novel gate-level delay model s shown n Table 2. The thrd column of Table 2 s the gate delay degradaton wth stackng effect smulated by Hspce, and the fourth column s calculated by our delay model, whle the estmaton error of our model s shown n the ffth column. These data demonstrate that our gate-level delay model s accurate enough for delay analyss. If the tradtonal approach s used to analyze the gate delay degradaton, the worst case ΔV th,m0 = 25.7mV s set as ΔV th n Eq. (12), and the results are shown n the sxth column. We can see that the tradtonal gate delay analyss overestmates the delay degradaton, and these overestmatons compared to our model are shown n the seventh column. We can see that more transstors n PMOS stack lead more overestmaton: 29.8% overestmaton n NOR2 gate, whle 50.0% n NOR4 gate. From Table 2, we can also see that n the gate wth no stackng effect, as nverter (INV) and AND gate, gate-level delay analyss leads to the same result wth tradtonal analyss. Only the result for INV gate s lsted n Table 2 for brevty. 4 Expermental Results In ths secton, some ALU crcuts and c6288 crcut n ISCAS85 are used as the benchmarks to nvestgate the effect on the crcut performance degradaton usng our NBTI delay degradaton model. As stackng effect leads to dfferent V th degradaton of the PMOS transstors, the gate delay can be mnmzed usng pn reorderng technque just as that n leakage mnmzaton [20]. The enumeraton searchng pn reorderng technque s used n our experment just to estmate the upper bound of our gate-level model n mtgatng crcut performance degradaton due to NBTI.
9 168 H. Luo et al. Table 3. Delay degradaton of benchmark crcuts Crcuts R stack Orgnal delay No stackng effect Stackng effect Pn reorderng t pd0 (ns) Δt pd,ns (ps) Δt pd,ws (ps) Δt pd,pr (ps) array4 61/ array8 347/ bk16 47/ bk32 124/ booth9 277/ ks16 31/ ks32 138/ log16 135/ log32 268/ pm8 278/ pm / c / Avg. N/A N/A 59.3% 0.0% -6.4% The results are shown n Table 3. The crcuts array4 and array8 are 4x4 and 8x8 array multplers; bk16 and bk32 are 16-bt and 32-bt Brent Kung adders; booth9 s 9x9 booth multpler; ks16 and ks32 are 16-bt and 32-bt Kogge Stone adders; log16 and log32 are 16-bt and 32-bt log shfter; and pm8 and pm16 are 8x8 and 16x16 parallel multplers. R stack s the rato of gates wth PMOS transstor stack. The orgnal delay t pd0 s extracted from an STA tool. The delay degradaton wth no stackng effect Δt pd,ns s evaluated usng transstor-level NBTI model Eq. (4) and gate delay model Eq. (12). The delay degradaton wth stackng effect Δt pd,ws s evaluated usng our novel gatelevel NBTI and delay model Eq. (7) and (15). In Table 3, we use the ffth column (Δt pd,ws ) as the standard data, whch the fourth and sxth columns are compared to. We can see that from Table 3, the tradtonal method brngs on average 59.3% overestmaton of the crcut delay degradaton. The pn reorderng technque leads to on average 6.4% mprovement of crcut performance. The overestmaton of the crcut delay degradaton and the mprovement of crcut performance by pn reorderng technque depend on not only R stack, but also the contrbuton of gates wth PMOS stack to the crtcal paths n the crcut. For example, ks32 leads to 129.4% overestmaton of delay degradaton, much larger than pm16, although R stack of ks32 s less than that of pm16. bk32 and ks32 have almost the same R stack,andthe overestmatons of delay degradaton are both large, but bk32 has a larger mprovement of crcut performance by pn reorderng. Almost all the gates n c6288 crcut are NOR2, the overestmaton of crcut delay degradaton s 23.4%, very close to the overestmaton of a sngle NOR2 gate: 29.8%. 5 Concluson Negatve bas temperature nstablty s emergng as one of the major crcut performance degradaton concerns. Fast and accurate analyss of NBTI-nduced crcut degradaton s mportant for crcut desgners to fnd mtgaton solutons. In ths paper, we
10 A Novel Gate-Level NBTI Delay Degradaton Model 169 use a smple close-form analytcal V th degradaton model for PMOS to develop a novel gate-level NBTI and delay model. The stress voltage varablty due to PMOS transstors stackng effect s for the frst tme consdered n gate-level NBTI modelng. The tradtonal analyss of gate delay degradaton due to NBTI results n 50.0% overestmaton for an NOR4 gate, whle n the crcut performance degradaton analyss, the maxmum overestmaton s 130.2% n 16-bt Brent Kung adder (bk16) crcut. The mtgaton of performance degradaton by pn reorderng technque can reach up to 35.1% n 32-bt Brent Kung adder (bk32) crcut. References 1. Borkar, S.: Desgnng relable systems from unrelable components: The challenges of transstor varablty and degradaton. Mcro, IEEE 25(6), 10 16, (2005) 2. Huard, V., Denas, M., Parthasarathy, C.: NBTI degradaton: From physcal mechansms to modellng. Mcroelectron. Relab. 46(1), 1 23 (2006) 3. Kufluoglu, H., Alam, M.A.: Theory of nterface-trap-nduced NBTI degradaton for reduced cross secton MOSFETs. IEEE Trans. Electron Devces 53(5), (2006) 4. Wttmann, R., Puchner, H., Hnh, L., Cerc, H., Gehrng, A., Selberherr, S.: Impact of NBTIdrven parameter degradaton on lfetme of a 90nm p-mosfet. In: Proc. Intl. Integrated Relab. Workshop Fnal Report, pp (2005) 5. Reddy, V., Krshnan, A.T., Marshall, A., Rodrguez, J., Natarajan, S., Rost, T., Krshnan, S.: Impact of negatve bas temperature nstablty on dgtal crcut relablty. Mcroelectron. Relab. 45(1), (2005) 6. Kumar, S., Km, C., Sapatnekar, S.: Impact of NBTI on SRAM Read Stablty and Desgn for Relablty. In: Proc. ISQED, pp (2006) 7. Ogawa, S., Shono, N.: Generalzed dffuson-reacton model for the low-feld charge-buldup nstablty at the S-SO 2 nterface. Physcal Revew B 51(7), (1995) 8. Alam, M., Mahapatra, S.: A comprehensve model of PMOS NBTI degradaton. Mcroelectron. Relab. 45(1), (2005) 9. Mahapatra, S., Saha, D., Varghese, D., Kumar, P.: On the generaton and recovery of nterface traps n MOSFETs subjected to NBTI, FN, and HCI stress. IEEE Trans. Electron Devce 53(7), (2006) 10. Chen, G., L, M., Ang, C., Zheng, J., Kwong, D.: Dynamc NBTI of p-mos transstors and ts mpact on MOSFET scalng. IEEE Electron Dev. Lett. 23(12), (2002) 11. Mahapatra, S., Bharath Kumar, P., Dale, T., Sana, D., Alam, M.: Mechansm of negatve bas temperature nstablty n CMOS devces: degradaton, recovery and mpact of ntrogen. In: IEDM Tech. Dg., pp (2004) 12. Paul, B., Kang, K., Kufluoglu, H., Alam, M., Roy, K.: Impact of NBTI on the temporal performance degradaton of dgtal crcuts. IEEE Electron Dev. Lett. 26(8), (2005) 13. Kumar, S., Km, C., Sapatnekar, S.: An Analytcal Model for Negatve Bas Temperature Instablty. In: Proc. IEEE/ACM ICCAD, pp (2006) 14. Vattkonda, R., Wang, W., Cao, Y.: Modelng and Mnmzaton of PMOS NBTI Effect for Robust Nanometer Desgn. In: Proc. DAC, pp (2006) 15. Bhardwaj, S., Wang, W., Vattkonda, R., Cao, Y., Vrudhula, S.: Predctve Modelng of the NBTI Effect for Relable Desgn. In: Proc. CICC, pp (2006) 16. Luo, H., Wang, Y., He, K., Luo, R., Yang, H., Xe, Y.: Modelng of PMOS NBTI Effect Consderng Temperature Varaton. In: Proc. ISQED, pp (2007)
11 170 H. Luo et al. 17. Nanoscale Integraton and Modelng Group, ASU: Predctve Technology Model (PTM) 18. Paul, B., Kang, K., Kufluoglu, H., Alam, M., Roy, K.: Temporal Performance Degradaton under NBTI: Estmaton and Desgn for Improved Relablty of Nanoscale Crcuts. In: Proc. DATE, vol. 1, pp. 1 6 (2006) 19. Staths, J., Zafar, S.: The negatve bas temperature nstablty n MOS devces: A revew. Mcroelectron. Relab. 46(2-4), (2006) 20. Sultana, A., Sylvester, D., Sapatnekar, S.: Transstor and pn reorderng for gate oxde leakage reducton n dual Tox crcuts. In: Proc. ICCD, pp (2004)
Modeling of PMOS NBTI Effect Considering Temperature Variation
Modeling of PMOS NBTI Effect Considering Temperature Variation Hong Luo, Yu Wang, Ku He, Rong Luo, Huazhong Yang Circuits and Systems Division, Dept. of EE, Tsinghua Univ., Beijing, 100084, P.R. China
More informationAging model for a 40 V Nch MOS, based on an innovative approach F. Alagi, R. Stella, E. Viganò
Agng model for a 4 V Nch MOS, based on an nnovatve approach F. Alag, R. Stella, E. Vganò ST Mcroelectroncs Cornaredo (Mlan) - Italy Agng modelng WHAT IS AGING MODELING: Agng modelng s a tool to smulate
More informationCoarse-Grain MTCMOS Sleep
Coarse-Gran MTCMOS Sleep Transstor Szng Usng Delay Budgetng Ehsan Pakbazna and Massoud Pedram Unversty of Southern Calforna Dept. of Electrcal Engneerng DATE-08 Munch, Germany Leakage n CMOS Technology
More informationVariability-Driven Module Selection with Joint Design Time Optimization and Post-Silicon Tuning
Asa and South Pacfc Desgn Automaton Conference 2008 Varablty-Drven Module Selecton wth Jont Desgn Tme Optmzaton and Post-Slcon Tunng Feng Wang, Xaoxa Wu, Yuan Xe The Pennsylvana State Unversty Department
More information( ) = ( ) + ( 0) ) ( )
EETOMAGNETI OMPATIBIITY HANDBOOK 1 hapter 9: Transent Behavor n the Tme Doman 9.1 Desgn a crcut usng reasonable values for the components that s capable of provdng a tme delay of 100 ms to a dgtal sgnal.
More informationA Hybrid Variational Iteration Method for Blasius Equation
Avalable at http://pvamu.edu/aam Appl. Appl. Math. ISSN: 1932-9466 Vol. 10, Issue 1 (June 2015), pp. 223-229 Applcatons and Appled Mathematcs: An Internatonal Journal (AAM) A Hybrd Varatonal Iteraton Method
More informationClock-Gating and Its Application to Low Power Design of Sequential Circuits
Clock-Gatng and Its Applcaton to Low Power Desgn of Sequental Crcuts ng WU Department of Electrcal Engneerng-Systems, Unversty of Southern Calforna Los Angeles, CA 989, USA, Phone: (23)74-448 Massoud PEDRAM
More informationNote 10. Modeling and Simulation of Dynamic Systems
Lecture Notes of ME 475: Introducton to Mechatroncs Note 0 Modelng and Smulaton of Dynamc Systems Department of Mechancal Engneerng, Unversty Of Saskatchewan, 57 Campus Drve, Saskatoon, SK S7N 5A9, Canada
More informationStatistical Circuit Optimization Considering Device and Interconnect Process Variations
Statstcal Crcut Optmzaton Consderng Devce and Interconnect Process Varatons I-Jye Ln, Tsu-Yee Lng, and Yao-Wen Chang The Electronc Desgn Automaton Laboratory Department of Electrcal Engneerng Natonal Tawan
More informationCOEFFICIENT DIAGRAM: A NOVEL TOOL IN POLYNOMIAL CONTROLLER DESIGN
Int. J. Chem. Sc.: (4), 04, 645654 ISSN 097768X www.sadgurupublcatons.com COEFFICIENT DIAGRAM: A NOVEL TOOL IN POLYNOMIAL CONTROLLER DESIGN R. GOVINDARASU a, R. PARTHIBAN a and P. K. BHABA b* a Department
More information1 Derivation of Rate Equations from Single-Cell Conductance (Hodgkin-Huxley-like) Equations
Physcs 171/271 -Davd Klenfeld - Fall 2005 (revsed Wnter 2011) 1 Dervaton of Rate Equatons from Sngle-Cell Conductance (Hodgkn-Huxley-lke) Equatons We consder a network of many neurons, each of whch obeys
More information6.3.7 Example with Runga Kutta 4 th order method
6.3.7 Example wth Runga Kutta 4 th order method Agan, as an example, 3 machne, 9 bus system shown n Fg. 6.4 s agan consdered. Intally, the dampng of the generators are neglected (.e. d = 0 for = 1, 2,
More informationLecture 4: Adders. Computer Systems Laboratory Stanford University
Lecture 4: Adders Computer Systems Laboratory Stanford Unversty horowtz@stanford.edu Copyrght 2004 by Mark Horowtz (w/ Fgures from Hgh-Performance Mcroprocessor Desgn IEEE And Fgures from Bora Nkolc 1
More informationEstimating Delays. Gate Delay Model. Gate Delay. Effort Delay. Computing Logical Effort. Logical Effort
Estmatng Delas Would be nce to have a back of the envelope method for szng gates for speed Logcal Effort ook b Sutherland, Sproull, Harrs Chapter s on our web page Gate Dela Model Frst, normalze a model
More informationChapter - 2. Distribution System Power Flow Analysis
Chapter - 2 Dstrbuton System Power Flow Analyss CHAPTER - 2 Radal Dstrbuton System Load Flow 2.1 Introducton Load flow s an mportant tool [66] for analyzng electrcal power system network performance. Load
More informationLogical Effort of Higher Valency Adders
Logcal Effort of gher Valency Adders Davd arrs arvey Mudd College E. Twelfth St. Claremont, CA Davd_arrs@hmc.edu Abstract gher valency parallel prefx adders reduce the number of logc levels at the expense
More informationNUMERICAL DIFFERENTIATION
NUMERICAL DIFFERENTIATION 1 Introducton Dfferentaton s a method to compute the rate at whch a dependent output y changes wth respect to the change n the ndependent nput x. Ths rate of change s called the
More informationScroll Generation with Inductorless Chua s Circuit and Wien Bridge Oscillator
Latest Trends on Crcuts, Systems and Sgnals Scroll Generaton wth Inductorless Chua s Crcut and Wen Brdge Oscllator Watcharn Jantanate, Peter A. Chayasena, and Sarawut Sutorn * Abstract An nductorless Chua
More informationDesign and Optimization of Fuzzy Controller for Inverse Pendulum System Using Genetic Algorithm
Desgn and Optmzaton of Fuzzy Controller for Inverse Pendulum System Usng Genetc Algorthm H. Mehraban A. Ashoor Unversty of Tehran Unversty of Tehran h.mehraban@ece.ut.ac.r a.ashoor@ece.ut.ac.r Abstract:
More informationCOMPARISON OF SOME RELIABILITY CHARACTERISTICS BETWEEN REDUNDANT SYSTEMS REQUIRING SUPPORTING UNITS FOR THEIR OPERATIONS
Avalable onlne at http://sck.org J. Math. Comput. Sc. 3 (3), No., 6-3 ISSN: 97-537 COMPARISON OF SOME RELIABILITY CHARACTERISTICS BETWEEN REDUNDANT SYSTEMS REQUIRING SUPPORTING UNITS FOR THEIR OPERATIONS
More informationEEE 241: Linear Systems
EEE : Lnear Systems Summary #: Backpropagaton BACKPROPAGATION The perceptron rule as well as the Wdrow Hoff learnng were desgned to tran sngle layer networks. They suffer from the same dsadvantage: they
More informationWinter 2008 CS567 Stochastic Linear/Integer Programming Guest Lecturer: Xu, Huan
Wnter 2008 CS567 Stochastc Lnear/Integer Programmng Guest Lecturer: Xu, Huan Class 2: More Modelng Examples 1 Capacty Expanson Capacty expanson models optmal choces of the tmng and levels of nvestments
More informationEffective Power Optimization combining Placement, Sizing, and Multi-Vt techniques
Effectve Power Optmzaton combnng Placement, Szng, and Mult-Vt technques Tao Luo, Davd Newmark*, and Davd Z Pan Department of Electrcal and Computer Engneerng, Unversty of Texas at Austn *Advanced Mcro
More informationNumerical Heat and Mass Transfer
Master degree n Mechancal Engneerng Numercal Heat and Mass Transfer 06-Fnte-Dfference Method (One-dmensonal, steady state heat conducton) Fausto Arpno f.arpno@uncas.t Introducton Why we use models and
More informationFor now, let us focus on a specific model of neurons. These are simplified from reality but can achieve remarkable results.
Neural Networks : Dervaton compled by Alvn Wan from Professor Jtendra Malk s lecture Ths type of computaton s called deep learnng and s the most popular method for many problems, such as computer vson
More informationUncertainty in measurements of power and energy on power networks
Uncertanty n measurements of power and energy on power networks E. Manov, N. Kolev Department of Measurement and Instrumentaton, Techncal Unversty Sofa, bul. Klment Ohrdsk No8, bl., 000 Sofa, Bulgara Tel./fax:
More informationRun-time Active Leakage Reduction By Power Gating And Reverse Body Biasing: An Energy View
Run-tme Actve Leakage Reducton By Power Gatng And Reverse Body Basng: An Energy Vew Hao Xu, Ranga Vemur and Wen-Ben Jone Department of Electrcal and Computer Engneerng, Unversty of Cncnnat Cncnnat, Oho
More informationLeakage and Dynamic Glitch Power Minimization Using Integer Linear Programming for V th Assignment and Path Balancing
Leakage and Dynamc Gltch Power Mnmzaton Usng Integer Lnear Programmng for V th Assgnment and Path Balancng Yuanln Lu and Vshwan D. Agrawal Auburn Unversty, Department of ECE, Auburn, AL 36849, USA luyuanl@auburn.edu,
More information9 Derivation of Rate Equations from Single-Cell Conductance (Hodgkin-Huxley-like) Equations
Physcs 171/271 - Chapter 9R -Davd Klenfeld - Fall 2005 9 Dervaton of Rate Equatons from Sngle-Cell Conductance (Hodgkn-Huxley-lke) Equatons We consder a network of many neurons, each of whch obeys a set
More information2010 Black Engineering Building, Department of Mechanical Engineering. Iowa State University, Ames, IA, 50011
Interface Energy Couplng between -tungsten Nanoflm and Few-layered Graphene Meng Han a, Pengyu Yuan a, Jng Lu a, Shuyao S b, Xaolong Zhao b, Yanan Yue c, Xnwe Wang a,*, Xangheng Xao b,* a 2010 Black Engneerng
More informationInterconnect Optimization for Deep-Submicron and Giga-Hertz ICs
Interconnect Optmzaton for Deep-Submcron and Gga-Hertz ICs Le He http://cadlab.cs.ucla.edu/~hele UCLA Computer Scence Department Los Angeles, CA 90095 Outlne Background and overvew LR-based STIS optmzaton
More informationOdd/Even Scroll Generation with Inductorless Chua s and Wien Bridge Oscillator Circuits
Watcharn Jantanate, Peter A. Chayasena, Sarawut Sutorn Odd/Even Scroll Generaton wth Inductorless Chua s and Wen Brdge Oscllator Crcuts Watcharn Jantanate, Peter A. Chayasena, and Sarawut Sutorn * School
More informationThe Two-scale Finite Element Errors Analysis for One Class of Thermoelastic Problem in Periodic Composites
7 Asa-Pacfc Engneerng Technology Conference (APETC 7) ISBN: 978--6595-443- The Two-scale Fnte Element Errors Analyss for One Class of Thermoelastc Problem n Perodc Compostes Xaoun Deng Mngxang Deng ABSTRACT
More informationDETERMINATION OF TEMPERATURE DISTRIBUTION FOR ANNULAR FINS WITH TEMPERATURE DEPENDENT THERMAL CONDUCTIVITY BY HPM
Ganj, Z. Z., et al.: Determnaton of Temperature Dstrbuton for S111 DETERMINATION OF TEMPERATURE DISTRIBUTION FOR ANNULAR FINS WITH TEMPERATURE DEPENDENT THERMAL CONDUCTIVITY BY HPM by Davood Domr GANJI
More informationPop-Click Noise Detection Using Inter-Frame Correlation for Improved Portable Auditory Sensing
Advanced Scence and Technology Letters, pp.164-168 http://dx.do.org/10.14257/astl.2013 Pop-Clc Nose Detecton Usng Inter-Frame Correlaton for Improved Portable Audtory Sensng Dong Yun Lee, Kwang Myung Jeon,
More information(Online First)A Lattice Boltzmann Scheme for Diffusion Equation in Spherical Coordinate
Internatonal Journal of Mathematcs and Systems Scence (018) Volume 1 do:10.494/jmss.v1.815 (Onlne Frst)A Lattce Boltzmann Scheme for Dffuson Equaton n Sphercal Coordnate Debabrata Datta 1 *, T K Pal 1
More informationThermo-Calc Software. Modelling Multicomponent Precipitation Kinetics with CALPHAD-Based Tools. EUROMAT2013, September 8-13, 2013 Sevilla, Spain
Modellng Multcomponent Precptaton Knetcs wth CALPHAD-Based Tools Kasheng Wu 1, Gustaf Sterner 2, Qng Chen 2, Åke Jansson 2, Paul Mason 1, Johan Bratberg 2 and Anders Engström 2 1 Inc., 2 AB EUROMAT2013,
More informationReliable Power Delivery for 3D ICs
Relable Power Delvery for 3D ICs Pngqang Zhou Je Gu Pulkt Jan Chrs H. Km Sachn S. Sapatnekar Unversty of Mnnesota Power Supply Integrty n 3D Puttng the power n s as mportant as gettng the heat out Hgher
More information8 Derivation of Network Rate Equations from Single- Cell Conductance Equations
Physcs 178/278 - Davd Klenfeld - Wnter 2015 8 Dervaton of Network Rate Equatons from Sngle- Cell Conductance Equatons We consder a network of many neurons, each of whch obeys a set of conductancebased,
More informationOne-sided finite-difference approximations suitable for use with Richardson extrapolation
Journal of Computatonal Physcs 219 (2006) 13 20 Short note One-sded fnte-dfference approxmatons sutable for use wth Rchardson extrapolaton Kumar Rahul, S.N. Bhattacharyya * Department of Mechancal Engneerng,
More informationCOMPOSITE BEAM WITH WEAK SHEAR CONNECTION SUBJECTED TO THERMAL LOAD
COMPOSITE BEAM WITH WEAK SHEAR CONNECTION SUBJECTED TO THERMAL LOAD Ákos Jósef Lengyel, István Ecsed Assstant Lecturer, Professor of Mechancs, Insttute of Appled Mechancs, Unversty of Mskolc, Mskolc-Egyetemváros,
More informationCONTRAST ENHANCEMENT FOR MIMIMUM MEAN BRIGHTNESS ERROR FROM HISTOGRAM PARTITIONING INTRODUCTION
CONTRAST ENHANCEMENT FOR MIMIMUM MEAN BRIGHTNESS ERROR FROM HISTOGRAM PARTITIONING N. Phanthuna 1,2, F. Cheevasuvt 2 and S. Chtwong 2 1 Department of Electrcal Engneerng, Faculty of Engneerng Rajamangala
More informationELECTRONIC DEVICES. Assist. prof. Laura-Nicoleta IVANCIU, Ph.D. C13 MOSFET operation
ELECTRONIC EVICES Assst. prof. Laura-Ncoleta IVANCIU, Ph.. C13 MOSFET operaton Contents Symbols Structure and physcal operaton Operatng prncple Transfer and output characterstcs Quescent pont Operatng
More informationExperience with Automatic Generation Control (AGC) Dynamic Simulation in PSS E
Semens Industry, Inc. Power Technology Issue 113 Experence wth Automatc Generaton Control (AGC) Dynamc Smulaton n PSS E Lu Wang, Ph.D. Staff Software Engneer lu_wang@semens.com Dngguo Chen, Ph.D. Staff
More informationCalculating the Quasi-static Pressures of Confined Explosions Considering Chemical Reactions under the Constant Entropy Assumption
Appled Mechancs and Materals Onlne: 202-04-20 ISS: 662-7482, ol. 64, pp 396-400 do:0.4028/www.scentfc.net/amm.64.396 202 Trans Tech Publcatons, Swtzerland Calculatng the Quas-statc Pressures of Confned
More informationUncertainty and auto-correlation in. Measurement
Uncertanty and auto-correlaton n arxv:1707.03276v2 [physcs.data-an] 30 Dec 2017 Measurement Markus Schebl Federal Offce of Metrology and Surveyng (BEV), 1160 Venna, Austra E-mal: markus.schebl@bev.gv.at
More informationTransfer Functions. Convenient representation of a linear, dynamic model. A transfer function (TF) relates one input and one output: ( ) system
Transfer Functons Convenent representaton of a lnear, dynamc model. A transfer functon (TF) relates one nput and one output: x t X s y t system Y s The followng termnology s used: x y nput output forcng
More informationA New Design of Multiplier using Modified Booth Algorithm and Reversible Gate Logic
Internatonal Journal of Computer Applcatons Technology and Research A New Desgn of Multpler usng Modfed Booth Algorthm and Reversble Gate Logc K.Nagarjun Department of ECE Vardhaman College of Engneerng,
More informationLogic effort and gate sizing
EEN454 Dgtal Integrated rcut Desgn Logc effort and gate szng EEN 454 Introducton hp desgners face a bewlderng arra of choces What s the best crcut topolog for a functon? How man stages of logc gve least
More information1.4 Small-signal models of BJT
1.4 Small-sgnal models of J Analog crcuts often operate wth sgnal levels that are small compared to the bas currents and voltages n the crcut. Under ths condton, ncremental or small-sgnal models can be
More informationResource Allocation with a Budget Constraint for Computing Independent Tasks in the Cloud
Resource Allocaton wth a Budget Constrant for Computng Independent Tasks n the Cloud Wemng Sh and Bo Hong School of Electrcal and Computer Engneerng Georga Insttute of Technology, USA 2nd IEEE Internatonal
More information829. An adaptive method for inertia force identification in cantilever under moving mass
89. An adaptve method for nerta force dentfcaton n cantlever under movng mass Qang Chen 1, Mnzhuo Wang, Hao Yan 3, Haonan Ye 4, Guola Yang 5 1,, 3, 4 Department of Control and System Engneerng, Nanng Unversty,
More informationModule 3 LOSSY IMAGE COMPRESSION SYSTEMS. Version 2 ECE IIT, Kharagpur
Module 3 LOSSY IMAGE COMPRESSION SYSTEMS Verson ECE IIT, Kharagpur Lesson 6 Theory of Quantzaton Verson ECE IIT, Kharagpur Instructonal Objectves At the end of ths lesson, the students should be able to:
More informationGrover s Algorithm + Quantum Zeno Effect + Vaidman
Grover s Algorthm + Quantum Zeno Effect + Vadman CS 294-2 Bomb 10/12/04 Fall 2004 Lecture 11 Grover s algorthm Recall that Grover s algorthm for searchng over a space of sze wors as follows: consder the
More informationStructure and Drive Paul A. Jensen Copyright July 20, 2003
Structure and Drve Paul A. Jensen Copyrght July 20, 2003 A system s made up of several operatons wth flow passng between them. The structure of the system descrbes the flow paths from nputs to outputs.
More informationWavelet chaotic neural networks and their application to continuous function optimization
Vol., No.3, 04-09 (009) do:0.436/ns.009.307 Natural Scence Wavelet chaotc neural networks and ther applcaton to contnuous functon optmzaton Ja-Ha Zhang, Yao-Qun Xu College of Electrcal and Automatc Engneerng,
More informationUniqueness of Weak Solutions to the 3D Ginzburg- Landau Model for Superconductivity
Int. Journal of Math. Analyss, Vol. 6, 212, no. 22, 195-114 Unqueness of Weak Solutons to the 3D Gnzburg- Landau Model for Superconductvty Jshan Fan Department of Appled Mathematcs Nanjng Forestry Unversty
More informationStudy on Active Micro-vibration Isolation System with Linear Motor Actuator. Gong-yu PAN, Wen-yan GU and Dong LI
2017 2nd Internatonal Conference on Electrcal and Electroncs: echnques and Applcatons (EEA 2017) ISBN: 978-1-60595-416-5 Study on Actve Mcro-vbraton Isolaton System wth Lnear Motor Actuator Gong-yu PAN,
More informationTemperature. Chapter Heat Engine
Chapter 3 Temperature In prevous chapters of these notes we ntroduced the Prncple of Maxmum ntropy as a technque for estmatng probablty dstrbutons consstent wth constrants. In Chapter 9 we dscussed the
More informationAmplification and Relaxation of Electron Spin Polarization in Semiconductor Devices
Amplfcaton and Relaxaton of Electron Spn Polarzaton n Semconductor Devces Yury V. Pershn and Vladmr Prvman Center for Quantum Devce Technology, Clarkson Unversty, Potsdam, New York 13699-570, USA Spn Relaxaton
More informationDepartment of Electrical & Electronic Engineeing Imperial College London. E4.20 Digital IC Design. Median Filter Project Specification
Desgn Project Specfcaton Medan Flter Department of Electrcal & Electronc Engneeng Imperal College London E4.20 Dgtal IC Desgn Medan Flter Project Specfcaton A medan flter s used to remove nose from a sampled
More informationPOWER AND PERFORMANCE OPTIMIZATION OF STATIC CMOS CIRCUITS WITH PROCESS VARIATION
POWER AND PERFORMANCE OPTIMIZATION OF STATIC CMOS CIRCUITS WITH PROCESS VARIATION Except where reference s made to the work of others, the work descrbed n ths dssertaton s my own or was done n collaboraton
More informationNumerical Solution of Ordinary Differential Equations
Numercal Methods (CENG 00) CHAPTER-VI Numercal Soluton of Ordnar Dfferental Equatons 6 Introducton Dfferental equatons are equatons composed of an unknown functon and ts dervatves The followng are examples
More informationParameter Estimation for Dynamic System using Unscented Kalman filter
Parameter Estmaton for Dynamc System usng Unscented Kalman flter Jhoon Seung 1,a, Amr Atya F. 2,b, Alexander G.Parlos 3,c, and Klto Chong 1,4,d* 1 Dvson of Electroncs Engneerng, Chonbuk Natonal Unversty,
More informationSystem in Weibull Distribution
Internatonal Matheatcal Foru 4 9 no. 9 94-95 Relablty Equvalence Factors of a Seres-Parallel Syste n Webull Dstrbuton M. A. El-Dacese Matheatcs Departent Faculty of Scence Tanta Unversty Tanta Egypt eldacese@yahoo.co
More informationAir Age Equation Parameterized by Ventilation Grouped Time WU Wen-zhong
Appled Mechancs and Materals Submtted: 2014-05-07 ISSN: 1662-7482, Vols. 587-589, pp 449-452 Accepted: 2014-05-10 do:10.4028/www.scentfc.net/amm.587-589.449 Onlne: 2014-07-04 2014 Trans Tech Publcatons,
More informationLecture 7: Multistage Logic Networks. Best Number of Stages
Lecture 7: Multstage Logc Networks Multstage Logc Networks (cont. from Lec 06) Examples Readng: Ch. Best Number of Stages How many stages should a path use? Mnmzng number of stages s not always fastest
More informationA Fast Computer Aided Design Method for Filters
2017 Asa-Pacfc Engneerng and Technology Conference (APETC 2017) ISBN: 978-1-60595-443-1 A Fast Computer Aded Desgn Method for Flters Gang L ABSTRACT *Ths paper presents a fast computer aded desgn method
More information8 Derivation of Network Rate Equations from Single- Cell Conductance Equations
Physcs 178/278 - Davd Klenfeld - Wnter 2019 8 Dervaton of Network Rate Equatons from Sngle- Cell Conductance Equatons Our goal to derve the form of the abstract quanttes n rate equatons, such as synaptc
More informationEVALUATION OF THE VISCO-ELASTIC PROPERTIES IN ASPHALT RUBBER AND CONVENTIONAL MIXES
EVALUATION OF THE VISCO-ELASTIC PROPERTIES IN ASPHALT RUBBER AND CONVENTIONAL MIXES Manuel J. C. Mnhoto Polytechnc Insttute of Bragança, Bragança, Portugal E-mal: mnhoto@pb.pt Paulo A. A. Perera and Jorge
More informationCS-433: Simulation and Modeling Modeling and Probability Review
CS-433: Smulaton and Modelng Modelng and Probablty Revew Exercse 1. (Probablty of Smple Events) Exercse 1.1 The owner of a camera shop receves a shpment of fve cameras from a camera manufacturer. Unknown
More informationA new Approach for Solving Linear Ordinary Differential Equations
, ISSN 974-57X (Onlne), ISSN 974-5718 (Prnt), Vol. ; Issue No. 1; Year 14, Copyrght 13-14 by CESER PUBLICATIONS A new Approach for Solvng Lnear Ordnary Dfferental Equatons Fawz Abdelwahd Department of
More informationSTUDY ON TWO PHASE FLOW IN MICRO CHANNEL BASED ON EXPERI- MENTS AND NUMERICAL EXAMINATIONS
Blucher Mechancal Engneerng Proceedngs May 0, vol., num. www.proceedngs.blucher.com.br/evento/0wccm STUDY ON TWO PHASE FLOW IN MICRO CHANNEL BASED ON EXPERI- MENTS AND NUMERICAL EXAMINATIONS Takahko Kurahash,
More informationAirflow and Contaminant Simulation with CONTAM
Arflow and Contamnant Smulaton wth CONTAM George Walton, NIST CHAMPS Developers Workshop Syracuse Unversty June 19, 2006 Network Analogy Electrc Ppe, Duct & Ar Wre Ppe, Duct, or Openng Juncton Juncton
More informationUsing T.O.M to Estimate Parameter of distributions that have not Single Exponential Family
IOSR Journal of Mathematcs IOSR-JM) ISSN: 2278-5728. Volume 3, Issue 3 Sep-Oct. 202), PP 44-48 www.osrjournals.org Usng T.O.M to Estmate Parameter of dstrbutons that have not Sngle Exponental Famly Jubran
More informationCopyright 2004 by Oxford University Press, Inc.
JT as an Amplfer &a Swtch, Large Sgnal Operaton, Graphcal Analyss, JT at D, asng JT, Small Sgnal Operaton Model, Hybrd P-Model, TModel. Lecture # 7 1 Drecton of urrent Flow & Operaton for Amplfer Applcaton
More informationImplicit Integration Henyey Method
Implct Integraton Henyey Method In realstc stellar evoluton codes nstead of a drect ntegraton usng for example the Runge-Kutta method one employs an teratve mplct technque. Ths s because the structure
More informationThe optimal delay of the second test is therefore approximately 210 hours earlier than =2.
THE IEC 61508 FORMULAS 223 The optmal delay of the second test s therefore approxmately 210 hours earler than =2. 8.4 The IEC 61508 Formulas IEC 61508-6 provdes approxmaton formulas for the PF for smple
More informationLINEAR REGRESSION ANALYSIS. MODULE IX Lecture Multicollinearity
LINEAR REGRESSION ANALYSIS MODULE IX Lecture - 30 Multcollnearty Dr. Shalabh Department of Mathematcs and Statstcs Indan Insttute of Technology Kanpur 2 Remedes for multcollnearty Varous technques have
More informationSTATIC ANALYSIS OF TWO-LAYERED PIEZOELECTRIC BEAMS WITH IMPERFECT SHEAR CONNECTION
STATIC ANALYSIS OF TWO-LERED PIEZOELECTRIC BEAMS WITH IMPERFECT SHEAR CONNECTION Ákos József Lengyel István Ecsed Assstant Lecturer Emertus Professor Insttute of Appled Mechancs Unversty of Mskolc Mskolc-Egyetemváros
More informationComparison of the Population Variance Estimators. of 2-Parameter Exponential Distribution Based on. Multiple Criteria Decision Making Method
Appled Mathematcal Scences, Vol. 7, 0, no. 47, 07-0 HIARI Ltd, www.m-hkar.com Comparson of the Populaton Varance Estmators of -Parameter Exponental Dstrbuton Based on Multple Crtera Decson Makng Method
More informationFinite Element Modelling of truss/cable structures
Pet Schreurs Endhoven Unversty of echnology Department of Mechancal Engneerng Materals echnology November 3, 214 Fnte Element Modellng of truss/cable structures 1 Fnte Element Analyss of prestressed structures
More informationImproved delay-dependent stability criteria for discrete-time stochastic neural networks with time-varying delays
Avalable onlne at www.scencedrect.com Proceda Engneerng 5 ( 4456 446 Improved delay-dependent stablty crtera for dscrete-tme stochastc neural networs wth tme-varyng delays Meng-zhuo Luo a Shou-mng Zhong
More informationWeek 11: Differential Amplifiers
ELE 0A Electronc rcuts Week : Dfferental Amplfers Lecture - Large sgnal analyss Topcs to coer A analyss Half-crcut analyss eadng Assgnment: hap 5.-5.8 of Jaeger and Blalock or hap 7. - 7.3, of Sedra and
More informationCHAPTER 5 NUMERICAL EVALUATION OF DYNAMIC RESPONSE
CHAPTER 5 NUMERICAL EVALUATION OF DYNAMIC RESPONSE Analytcal soluton s usually not possble when exctaton vares arbtrarly wth tme or f the system s nonlnear. Such problems can be solved by numercal tmesteppng
More informationNON-CENTRAL 7-POINT FORMULA IN THE METHOD OF LINES FOR PARABOLIC AND BURGERS' EQUATIONS
IJRRAS 8 (3 September 011 www.arpapress.com/volumes/vol8issue3/ijrras_8_3_08.pdf NON-CENTRAL 7-POINT FORMULA IN THE METHOD OF LINES FOR PARABOLIC AND BURGERS' EQUATIONS H.O. Bakodah Dept. of Mathematc
More informationDepartment of Statistics University of Toronto STA305H1S / 1004 HS Design and Analysis of Experiments Term Test - Winter Solution
Department of Statstcs Unversty of Toronto STA35HS / HS Desgn and Analyss of Experments Term Test - Wnter - Soluton February, Last Name: Frst Name: Student Number: Instructons: Tme: hours. Ads: a non-programmable
More informationmodeling of equilibrium and dynamic multi-component adsorption in a two-layered fixed bed for purification of hydrogen from methane reforming products
modelng of equlbrum and dynamc mult-component adsorpton n a two-layered fxed bed for purfcaton of hydrogen from methane reformng products Mohammad A. Ebrahm, Mahmood R. G. Arsalan, Shohreh Fatem * Laboratory
More informationChapter 4. Velocity analysis
1 Chapter 4 Velocty analyss Introducton The objectve of velocty analyss s to determne the sesmc veloctes of layers n the subsurface. Sesmc veloctes are used n many processng and nterpretaton stages such
More informationApplication of B-Spline to Numerical Solution of a System of Singularly Perturbed Problems
Mathematca Aeterna, Vol. 1, 011, no. 06, 405 415 Applcaton of B-Splne to Numercal Soluton of a System of Sngularly Perturbed Problems Yogesh Gupta Department of Mathematcs Unted College of Engneerng &
More information55:041 Electronic Circuits
55:04 Electronc Crcuts Feedback & Stablty Sectons of Chapter 2. Kruger Feedback & Stablty Confguraton of Feedback mplfer Negate feedback β s the feedback transfer functon S o S S o o S S o f S S S S fb
More information(b) i(t) for t 0. (c) υ 1 (t) and υ 2 (t) for t 0. Solution: υ 2 (0 ) = I 0 R 1 = = 10 V. υ 1 (0 ) = 0. (Given).
Problem 5.37 Pror to t =, capactor C 1 n the crcut of Fg. P5.37 was uncharged. For I = 5 ma, R 1 = 2 kω, = 5 kω, C 1 = 3 µf, and C 2 = 6 µf, determne: (a) The equvalent crcut nvolvng the capactors for
More informationPower law and dimension of the maximum value for belief distribution with the max Deng entropy
Power law and dmenson of the maxmum value for belef dstrbuton wth the max Deng entropy Bngy Kang a, a College of Informaton Engneerng, Northwest A&F Unversty, Yanglng, Shaanx, 712100, Chna. Abstract Deng
More informationProf. Dr. I. Nasser Phys 630, T Aug-15 One_dimensional_Ising_Model
EXACT OE-DIMESIOAL ISIG MODEL The one-dmensonal Isng model conssts of a chan of spns, each spn nteractng only wth ts two nearest neghbors. The smple Isng problem n one dmenson can be solved drectly n several
More informationSensor Calibration Method Based on Numerical Rounding
ensors & Transducers, Vol 164, Issue, February 014, pp 5-30 ensors & Transducers 014 by IFA Publshng, L http://wwwsensorsportalcom ensor Calbraton Method Based on Numercal Roundng Youcheng WU, Jan WANG
More informationThree-Phase Distillation in Packed Towers: Short-Cut Modelling and Parameter Tuning
European Symposum on Computer Arded Aded Process Engneerng 15 L. Pugjaner and A. Espuña (Edtors) 2005 Elsever Scence B.V. All rghts reserved. Three-Phase Dstllaton n Packed Towers: Short-Cut Modellng and
More informationAdaptive sliding mode reliable excitation control design for power systems
Acta Technca 6, No. 3B/17, 593 6 c 17 Insttute of Thermomechancs CAS, v.v.. Adaptve sldng mode relable exctaton control desgn for power systems Xuetng Lu 1, 3, Yanchao Yan Abstract. In ths paper, the problem
More informationProblem Set 9 Solutions
Desgn and Analyss of Algorthms May 4, 2015 Massachusetts Insttute of Technology 6.046J/18.410J Profs. Erk Demane, Srn Devadas, and Nancy Lynch Problem Set 9 Solutons Problem Set 9 Solutons Ths problem
More informationOn an Extension of Stochastic Approximation EM Algorithm for Incomplete Data Problems. Vahid Tadayon 1
On an Extenson of Stochastc Approxmaton EM Algorthm for Incomplete Data Problems Vahd Tadayon Abstract: The Stochastc Approxmaton EM (SAEM algorthm, a varant stochastc approxmaton of EM, s a versatle tool
More informationSpeeding up Computation of Scalar Multiplication in Elliptic Curve Cryptosystem
H.K. Pathak et. al. / (IJCSE) Internatonal Journal on Computer Scence and Engneerng Speedng up Computaton of Scalar Multplcaton n Ellptc Curve Cryptosystem H. K. Pathak Manju Sangh S.o.S n Computer scence
More information