Minimising Deterministic Büchi Automata Precisely using SAT Solving

Size: px
Start display at page:

Download "Minimising Deterministic Büchi Automata Precisely using SAT Solving"

Transcription

1 Minimising Deterministic Büchi Automata Precisely using SAT Solving Rüdiger Ehlers Saarland University, Reactive Systems Group SAT 2010 July 14, 2010 Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

2 Formal methods & ω-automata theory model checking non-deterministic Büchi automata specification debugging stochastic model checking deterministic Büchi, parity, Rin, Streett automata synthesis of finite-state systems Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

3 On ω-automata (1/2) Purpose ω-automata accept or reject infinite words. In model checking, these normally correspond to runs of a system. Example system A run of a gate-keeper with Σ = 2 {r,g} : ( ) ( ) ( ) r = 1 r = 0 r = 0 w =... g = 0 g = 1 g = 0 Example Büchi automaton r g a b g r g g ω-automata types Branching types: deterministic, non-deterministic, universal, alternating Acceptance conditions: safety, Büchi, co-büchi, parity, Rin, Streett Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

4 Deterministic Büchi automata (DBAs) Properties of DBAs Can be used for all purposes for which non-determinism is problematic (Stochastic model checking, synthesis,...) Cannot express all ω-regular properties (8/12 in our benchmark suite [EH00]) Non-deterministic Büchi automata can be exponentially more succinct. DBAs are guaranteed to be not larger than equivalent deterministic parity or Rin automata. DBAs in synthesis (from temporal logic formulas) Heavily used in recent approaches: Generalized reactivity(1) synthesis [PPS06] Trigger property synthesis [KV10] Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

5 Minimisation of ω-automata Complexity of the problems Acc. cond. type Non-deterministic deterministic Safety PSPACE-comp. in PTIME Büchi PSPACE-comp. unknown co-büchi PSPACE-comp. unknown Parity PSPACE-comp. unknown Rin PSPACE-comp. unknown Streett PSPACE-comp. unknown Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

6 Minimisation of ω-automata Complexity of the problems Acc. cond. type Non-deterministic deterministic Safety PSPACE-comp. in PTIME Büchi PSPACE-comp. in NP co-büchi PSPACE-comp. in NP Parity PSPACE-comp. unknown Rin PSPACE-comp. unknown Streett PSPACE-comp. unknown Main contribution of this paper For co-büchi/büchi automata, the problem is efficiently solvle by using a modern SAT solver! Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

7 Minimising DBA is difficult Example for the LTL formula (GFa) (GFb) a start q 0 q 1 a b q 3 q 2 b q 0 q 2 b a start q 1 a, a a b Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

8 Minimising DBAs using SAT solving Reduction to a decision problem Basic idea: Repeatedly ask the question whether there is an equivalent DBA with one less state. Encoding the decision problem as a SAT instance Guess a smaller automaton Guess the reachle states in the product of the smaller automaton and the original automaton Examine if the product witnesses correctness Perform some symmetry reduction Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

9 The Encoding - Part 1 (smaller automaton) Definition of DBA Formal definition of a DBA: A = (Q, Σ, δ, q 0, F ) with: δ : Q Σ Q F Q W.l.o.g. we assume that Q = {0, 1,..., n 1} and q 0 = 0 SAT Encoding We have the following number of variles in the SAT instance: n }{{} for F + n 2 Σ }{{} for δ We need n Σ clauses for making sure that δ(q, x) is defined for all x Σ and q Q. Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

10 The Encoding - Part 2 (reachle states in the product) (q0, q0) (q2, q0) (q0, q1) (q1, q1) (q3, q0) (q2, q2) (q3, q1) (q1, q2) (q0, q2) (q1, q0) (q3, q2) (q2, q1) n (n + 1) variles n 2 (n + 1) 2 Σ clauses Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

11 The Encoding - Part 3 (examining the product) a start q 0 q 1 a b q 3 q 2 b q 0 q 2 b a start q 1 a, a a b (q 0, q 2) Var s and Clauses (q 0, q 1) (q 3, q 2) (q 1, q 2) O(n 4 ) many clauses and variles (q 2, q 2) (q 1, q 1) Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

12 The Encoding - Summing it up General properties Number of variles and clauses: O(n 4 Σ ) Almost of Horn-type : only step 1 leads to non-horn clauses Symmetry reduction In addition, we perform some (cheap) symmetry reduction (adds no variles or non-unit clauses). Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

13 Experiments - Setting Properties Example specifications: Tools 8/12 LTL properties from [EH00] representle as DBAs 13 additional examples from verification & synthesis Using ltl2dstar v [KB06] in conjunction with ltl2ba v.1.1 [GO01] to obtain initial non-optimised deterministic Rin automata equivalent to the input formulas. Converting these to Büchi automata whenever possible. Iteratively solving the resulting SAT instances with picosat v.913 [Bie08] Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

14 Experiments - Results LTL specification # States First instance Total From To # Vars # Clauses time F(q X(pUr)) s puqur qurup rupuq s F(p X(q XFr)) s G(p qur) s pu(q X(r Us)) s F(p XF(q XF(r XFs))) s GFp GFq GFr GFs GFu s G(a Fb) Gc s GF(a XXXb) s G(a Fb) G( a F b) s GF(a XXb) s G(a Fb) G(b Fc) s G(a XXXb) s G(a Fb) G(c Fd) s GF(a XXXb) s Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

15 Conclusion Contributions Minimising DBAs can efficiently be done by using a SAT solver Bringing the benefits of SAT solving to areas in which they are not used so far (stochastic model checking, synthesis) Actually, the technique is applicle to parity, Streett and Rin automata as well Tool and hard SAT instances availle at: and A wish list for SAT solvers Allow streamed DIMACS input Delayed input instance simplification and symmetry breaking (during solving) Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

16 References Armin Biere. Picosat essentials. JSAT, 4(2-4):75 97, Kousha Etessami and Gerard J. Holzmann. Optimizing Büchi automata. In Catuscia Palamidessi, editor, CONCUR, volume 1877 of LNCS, pages Springer, Paul Gastin and Denis Oddoux. Fast LTL to Büchi automata translation. In Gérard Berry, Hubert Comon, and Alain Finkel, editors, CAV, volume 2102 of LNCS, pages 53 65, Joachim Klein and Christel Baier. Experiments with deterministic ω-automata for formulas of linear temporal logic. Theor. Comput. Sci., 363(2): , O. Kupferman and M.Y. Vardi. Synthesis of trigger properties. In LPAR 2010, Nir Piterman, Amir Pnueli, and Yaniv Sa ar. Synthesis of reactive(1) designs. In E. Allen Emerson and Kedar S. Namjoshi, editors, VMCAI, pages Springer, Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July 14, / 15

A Symbolic Approach to Safety LTL Synthesis

A Symbolic Approach to Safety LTL Synthesis A Symbolic Approach to Safety LTL Synthesis Shufang Zhu 1 Lucas M. Tabajara 2 Jianwen Li Geguang Pu 1 Moshe Y. Vardi 2 1 East China Normal University 2 Rice Lucas M. Tabajara (Rice University) 2 University

More information

Bounded Synthesis. Sven Schewe and Bernd Finkbeiner. Universität des Saarlandes, Saarbrücken, Germany

Bounded Synthesis. Sven Schewe and Bernd Finkbeiner. Universität des Saarlandes, Saarbrücken, Germany Bounded Synthesis Sven Schewe and Bernd Finkbeiner Universität des Saarlandes, 66123 Saarbrücken, Germany Abstract. The bounded synthesis problem is to construct an implementation that satisfies a given

More information

Comparison of LTL to Deterministic Rabin Automata Translators

Comparison of LTL to Deterministic Rabin Automata Translators Comparison of LTL to Deterministic Rabin Automata Translators František Blahoudek, Mojmír Křetínský, and Jan Strejček Faculty of Informatics, Masaryk University, Brno, Czech Republic {xblahoud, kretinsky,

More information

Fast LTL to Büchi Automata Translation

Fast LTL to Büchi Automata Translation (LTL2BA) April 19, 2013 (LTL2BA) Table of contents 1 (LTL2BA) 2 Alternating Formula Improvements in LTL to VWAA Translation Improvements in VWAA to TGBA Translation Optimization of BA 3 (LTL2BA) (LTL2BA)

More information

Effective Translation of LTL to Deterministic Rabin Automata: Beyond the (F,G)-Fragment

Effective Translation of LTL to Deterministic Rabin Automata: Beyond the (F,G)-Fragment Effective Translation of LTL to Deterministic Rabin Automata: Beyond the (F,G)-Fragment Tomáš Babiak, František Blahoudek, Mojmír Křetínský, and Jan Strejček Faculty of Informatics, Masaryk University,

More information

Logic in Automatic Verification

Logic in Automatic Verification Logic in Automatic Verification Javier Esparza Sofware Reliability and Security Group Institute for Formal Methods in Computer Science University of Stuttgart Many thanks to Abdelwaheb Ayari, David Basin,

More information

Generating Deterministic ω-automata for most LTL Formulas by the Breakpoint Construction

Generating Deterministic ω-automata for most LTL Formulas by the Breakpoint Construction Generating Deterministic ω-automata for most LTL Formulas by the Breakpoint Construction Andreas Morgenstern, Klaus Schneider and Sven Lamberti Department of Computer Science, University of Kaiserslautern

More information

Alternation Removal in Büchi Automata

Alternation Removal in Büchi Automata Alternation Removal in Büchi Automata Udi Boker, Orna Kupferman and Adin Rosenberg School of Computer Science and Engineering, Hebrew University, Israel. Abstract. Alternating automata play a key role

More information

Efficient Model Checking of Safety Properties

Efficient Model Checking of Safety Properties Efficient Model Checking of Safety Properties Timo Latvala timo.latvala@hut.fi Laboratory for Theoretical Computer Science Helsinki University of Technology Finland Spin 2003 p.1/16 Introduction Safety

More information

Mechanizing the Minimization of Deterministic Generalized Büchi Automata

Mechanizing the Minimization of Deterministic Generalized Büchi Automata Mechanizing the Minimization of Deterministic Generalized Büchi Automata Souheib Baarir 1,2 and Alexandre Duret-Lutz 3 1 Université Paris Ouest Nanterre la Défense, Nanterre, France 2 Sorbonne Universités,

More information

Generalized Parity Games

Generalized Parity Games Generalized Parity Games Krishnendu Chatterjee 1, Thomas A. Henzinger 1,2, and Nir Piterman 2 1 University of California, Berkeley, USA 2 EPFL, Switzerland c krish@eecs.berkeley.edu, {tah,nir.piterman}@epfl.ch

More information

Synthesis of Designs from Property Specifications

Synthesis of Designs from Property Specifications Synthesis of Designs from Property Specifications Amir Pnueli New York University and Weizmann Institute of Sciences FMCAD 06 San Jose, November, 2006 Joint work with Nir Piterman, Yaniv Sa ar, Research

More information

Bounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39

Bounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:

More information

From Liveness to Promptness

From Liveness to Promptness From Liveness to Promptness Orna Kupferman 1, Nir Piterman 2, and Moshe Y. Vardi 3 1 Hebrew University 2 Ecole Polytechnique Fédéral de Lausanne (EPFL) 3 Rice University Abstract. Liveness temporal properties

More information

Reactive Synthesis. Swen Jacobs VTSA 2013 Nancy, France u

Reactive Synthesis. Swen Jacobs VTSA 2013 Nancy, France u Reactive Synthesis Nancy, France 24.09.2013 u www.iaik.tugraz.at 2 Property Synthesis (You Will Never Code Again) 3 Construct Correct Systems Automatically Don t do the same

More information

Automata on Infinite words and LTL Model Checking

Automata on Infinite words and LTL Model Checking Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of

More information

Almost Linear Büchi Automata

Almost Linear Büchi Automata Almost Linear Büchi Automata Tomáš Babiak Vojtěch Řehák Jan Strejček Faculty of Informatics Masaryk University Brno, Czech Republic {xbabiak, rehak, strejcek}@fi.muni.cz We introduce a new fragment of

More information

Bridging the Gap between Reactive Synthesis and Supervisory Control

Bridging the Gap between Reactive Synthesis and Supervisory Control Bridging the Gap between Reactive Synthesis and Supervisory Control Stavros Tripakis University of California, Berkeley Joint work with Ruediger Ehlers (Berkeley, Cornell), Stéphane Lafortune (Michigan)

More information

From Liveness to Promptness

From Liveness to Promptness From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every

More information

Deterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction

Deterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction Deterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction Javier Esparza 1 Jan Křetínský 2 Salomon Sickert 1 1 Fakultät für Informatik, Technische Universität

More information

Games with Costs and Delays

Games with Costs and Delays Games with Costs and Delays Martin Zimmermann Saarland University June 20th, 2017 LICS 2017, Reykjavik, Iceland Martin Zimmermann Saarland University Games with Costs and Delays 1/14 Gale-Stewart Games

More information

Completeness and Complexity of Bounded Model Checking

Completeness and Complexity of Bounded Model Checking Completeness and Complexity of Bounded Model Checking Edmund Clarke 1, Daniel Kroening 1,Joël Ouaknine 1, and Ofer Strichman 2 1 Computer Science Department, Carnegie Mellon University, Pittsburgh, PA,

More information

Semi-Automatic Distributed Synthesis

Semi-Automatic Distributed Synthesis Semi-Automatic Distributed Synthesis Bernd Finkbeiner and Sven Schewe Universität des Saarlandes, 66123 Saarbrücken, Germany {finkbeiner schewe}@cs.uni-sb.de Abstract. We propose a sound and complete compositional

More information

Limit-Deterministic Büchi Automata for Linear Temporal Logic

Limit-Deterministic Büchi Automata for Linear Temporal Logic Limit-Deterministic Büchi Automata for Linear Temporal Logic Salomon Sickert, Javier Esparza, Stefan Jaax, and Jan Křetínský Technische Universität München Abstract. Limit-deterministic Büchi automata

More information

Quantified Boolean Formulas Part 1

Quantified Boolean Formulas Part 1 Quantified Boolean Formulas Part 1 Uwe Egly Knowledge-Based Systems Group Institute of Information Systems Vienna University of Technology Results of the SAT 2009 application benchmarks for leading solvers

More information

Alternating Time Temporal Logics*

Alternating Time Temporal Logics* Alternating Time Temporal Logics* Sophie Pinchinat Visiting Research Fellow at RSISE Marie Curie Outgoing International Fellowship * @article{alur2002, title={alternating-time Temporal Logic}, author={alur,

More information

Bounded Model Checking for Weak Alternating Büchi Automata

Bounded Model Checking for Weak Alternating Büchi Automata Bounded Model Checking for Weak Alternating Büchi Automata Keijo Heljanko,, Tommi Junttila,MisaKeinänen,, Martin Lange 2,andTimoLatvala 3, Laboratory for Theoretical Computer Science Helsinki University

More information

Generalized Parity Games

Generalized Parity Games Generalized Parity Games Krishnendu Chatterjee Thomas A. Henzinger Nir Piterman Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-144

More information

On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems

On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems On Boolean Encodings of Transition Relation for Parallel Compositions of Transition Systems Extended abstract Andrzej Zbrzezny IMCS, Jan Długosz University in Częstochowa, Al. Armii Krajowej 13/15, 42-2

More information

Complexity Bounds for Regular Games (Extended Abstract)

Complexity Bounds for Regular Games (Extended Abstract) Complexity Bounds for Regular Games (Extended Abstract) Paul Hunter and Anuj Dawar University of Cambridge Computer Laboratory, Cambridge CB3 0FD, UK. paul.hunter@cl.cam.ac.uk, anuj.dawar@cl.cam.ac.uk

More information

Techniques to solve computationally hard problems in automata theory

Techniques to solve computationally hard problems in automata theory Techniques to solve computationally hard problems in automata theory Richard Mayr University of Edinburgh, UK IST Vienna, 4. Nov. 2014 Resources: www.languageinclusion.org Mayr (Edinburgh) Hard Problems

More information

Strategy Synthesis for Markov Decision Processes and Branching-Time Logics

Strategy Synthesis for Markov Decision Processes and Branching-Time Logics Strategy Synthesis for Markov Decision Processes and Branching-Time Logics Tomáš Brázdil and Vojtěch Forejt Faculty of Informatics, Masaryk University, Botanická 68a, 60200 Brno, Czech Republic. {brazdil,forejt}@fi.muni.cz

More information

State of Büchi Complementation (Full Version)

State of Büchi Complementation (Full Version) State of Büchi Complementation (Full Version) Ming-Hsien Tsai 1, Seth Fogarty 2, Moshe Y. Vardi 2, and Yih-Kuen Tsay 1 1 National Taiwan University 2 Rice University Abstract. Büchi complementation has

More information

Linear Temporal Logic and Büchi Automata

Linear Temporal Logic and Büchi Automata Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata

More information

Decision Procedures for CTL

Decision Procedures for CTL Decision Procedures for CTL Oliver Friedmann and Markus Latte Dept. of Computer Science, University of Munich, Germany Abstract. We give an overview over three serious attempts to devise an effective decision

More information

Games and Synthesis. Nir Piterman University of Leicester Telč, July-Autugst 2014

Games and Synthesis. Nir Piterman University of Leicester Telč, July-Autugst 2014 Games and Synthesis Nir Piterman University of Leicester Telč, July-Autugst 2014 Games and Synthesis, EATCS Young Researchers School, Telč, Summer 2014 Games and Synthesis, EATCS Young Researchers School,

More information

Simple and Efficient Translation from LTL Formulas to Büchi Automata

Simple and Efficient Translation from LTL Formulas to Büchi Automata Electronic Notes in Theoretical Computer Science 66 No. 2 (2002) URL: http://www.elsevier.nl/locate/entcs/volume66.html 15 pages Simple and Efficient Translation from LTL Formulas to Büchi Automata Xavier

More information

Automata, Logic and Games: Theory and Application

Automata, Logic and Games: Theory and Application Automata, Logic and Games: Theory and Application 2 Parity Games, Tree Automata, and S2S Luke Ong University of Oxford TACL Summer School University of Salerno, 14-19 June 2015 Luke Ong S2S 14-19 June

More information

CS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics

CS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics CS256/Spring 2008 Lecture #11 Zohar Manna Beyond Temporal Logics Temporal logic expresses properties of infinite sequences of states, but there are interesting properties that cannot be expressed, e.g.,

More information

Safraless Compositional Synthesis

Safraless Compositional Synthesis Safraless Compositional Synthesis Orna Kupferman 1, Nir Piterman 2, and Moshe Y. Vardi 3 1 Hebrew University 2 Ecole Polytechnique Fédéral de Lausanne (EPFL) 3 Rice University and Microsoft Research Abstract.

More information

Timo Latvala. March 7, 2004

Timo Latvala. March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness Timo Latvala March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness 14-1 Safety Safety properties are a very useful subclass of specifications.

More information

Chapter 3: Linear temporal logic

Chapter 3: Linear temporal logic INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification

More information

Alternating nonzero automata

Alternating nonzero automata Alternating nonzero automata Application to the satisfiability of CTL [,, P >0, P =1 ] Hugo Gimbert, joint work with Paulin Fournier LaBRI, Université de Bordeaux ANR Stoch-MC 06/07/2017 Control and verification

More information

ω-automata Automata that accept (or reject) words of infinite length. Languages of infinite words appear:

ω-automata Automata that accept (or reject) words of infinite length. Languages of infinite words appear: ω-automata ω-automata Automata that accept (or reject) words of infinite length. Languages of infinite words appear: in verification, as encodings of non-terminating executions of a program. in arithmetic,

More information

Efficient Monitoring of ω-languages

Efficient Monitoring of ω-languages Efficient Monitoring of ω-languages Marcelo d Amorim and Grigore Roşu Department of Computer Science University of Illinois at Urbana-Champaign 201 N. Goodwin, Urbana, IL, 61801, USA {damorim, grosu}@uiuc.edu

More information

IC3 and Beyond: Incremental, Inductive Verification

IC3 and Beyond: Incremental, Inductive Verification IC3 and Beyond: Incremental, Inductive Verification Aaron R. Bradley ECEE, CU Boulder & Summit Middle School IC3 and Beyond: Incremental, Inductive Verification 1/62 Induction Foundation of verification

More information

Model Checking of Safety Properties

Model Checking of Safety Properties Model Checking of Safety Properties Orna Kupferman Hebrew University Moshe Y. Vardi Rice University October 15, 2010 Abstract Of special interest in formal verification are safety properties, which assert

More information

Minimizing Generalized Büchi Automata

Minimizing Generalized Büchi Automata Minimizing Generalized Büchi Automata Sudeep Juvekar 1 and Nir Piterman 2 1 Indian Institute of Technology Bombay 2 Ecole Polytechnique Fédéral de Lausanne (EPFL) Abstract. We consider the problem of minimization

More information

SAT in Formal Hardware Verification

SAT in Formal Hardware Verification SAT in Formal Hardware Verification Armin Biere Institute for Formal Models and Verification Johannes Kepler University Linz, Austria Invited Talk SAT 05 St. Andrews, Scotland 20. June 2005 Overview Hardware

More information

Efficient Model Checking of Safety Properties

Efficient Model Checking of Safety Properties Efficient Model Checking of Safety Properties Timo Latvala Laboratory for Theoretical Computer Science Helsinki University of Technology P.O. Box 9205 FIN-02015 HUT Finland Timo.Latvala@hut.fi Abstract.

More information

Regular Strategies In Pushdown Reachability Games

Regular Strategies In Pushdown Reachability Games Regular Strategies In Pushdown Reachability Games A. Carayol and M. Hague LIGM, Université Paris-Est & CNRS and Royal Holloway University of London Abstract. We show that positional winning strategies

More information

Synthesizing Reactive Systems from Hyperproperties

Synthesizing Reactive Systems from Hyperproperties Synthesizing Reactive Systems from Hyperproperties Bernd Finkbeiner, Christopher Hahn, Philip Lukert, Marvin Stenger, and Leander Tentrup Reactive Systems Group Saarland University lastname@react.uni-saarland.de

More information

LOGIC PROPOSITIONAL REASONING

LOGIC PROPOSITIONAL REASONING LOGIC PROPOSITIONAL REASONING WS 2017/2018 (342.208) Armin Biere Martina Seidl biere@jku.at martina.seidl@jku.at Institute for Formal Models and Verification Johannes Kepler Universität Linz Version 2018.1

More information

State-Space Exploration. Stavros Tripakis University of California, Berkeley

State-Space Exploration. Stavros Tripakis University of California, Berkeley EE 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2014 State-Space Exploration Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE

More information

Propositional Logic: Evaluating the Formulas

Propositional Logic: Evaluating the Formulas Institute for Formal Models and Verification Johannes Kepler University Linz VL Logik (LVA-Nr. 342208) Winter Semester 2015/2016 Propositional Logic: Evaluating the Formulas Version 2015.2 Armin Biere

More information

Nash Equilibria in Concurrent Games with Büchi Objectives

Nash Equilibria in Concurrent Games with Büchi Objectives Nash Equilibria in Concurrent Games with Büchi Objectives Patricia Bouyer, Romain Brenguier, Nicolas Markey, and Michael Ummels LSV, CNRS & ENS Cachan, France {bouyer,brenguier,markey,ummels}@lsv.ens-cachan.fr

More information

Matching Trace Patterns With Regular Policies

Matching Trace Patterns With Regular Policies Matching Trace Patterns With Regular Policies Franz Baader 1, Andreas Bauer 2, and Alwen Tiu 2 1 TU Dresden, Germany, baader@inf.tu-dresden.de 2 The Australian National University, {baueran, alwen.tiu}@rsise.anu.edu.au

More information

Pushdown Module Checking with Imperfect Information

Pushdown Module Checking with Imperfect Information Pushdown Module Checking with Imperfect Information Benjamin Aminof 1, Aniello Murano 2, and Moshe Y. Vardi 3 1 Hebrew University, Jerusalem 91904, Israel. 2 Università degli Studi di Napoli Federico II,

More information

Synthesis of Asynchronous Systems

Synthesis of Asynchronous Systems Synthesis of Asynchronous Systems Sven Schewe and Bernd Finkbeiner Universität des Saarlandes, 66123 Saarbrücken, Germany {schewe finkbeiner}@cs.uni-sb.de Abstract. This paper addresses the problem of

More information

Complexity Bounds for Muller Games 1

Complexity Bounds for Muller Games 1 Complexity Bounds for Muller Games 1 Paul Hunter a, Anuj Dawar b a Oxford University Computing Laboratory, UK b University of Cambridge Computer Laboratory, UK Abstract We consider the complexity of infinite

More information

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct. EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016

More information

Homework 2: Temporal logic

Homework 2: Temporal logic ICS-E5010 Computer-Aided Verification and Synthesis, Spring 2016 Stavros Tripakis Homework 2: Temporal logic Assigned: January 20, 2016 Due: February 1, 2016 Total: 235 points. 1. (20 points) Two formulae

More information

A brief history of model checking. Ken McMillan Cadence Berkeley Labs

A brief history of model checking. Ken McMillan Cadence Berkeley Labs A brief history of model checking Ken McMillan Cadence Berkeley Labs mcmillan@cadence.com Outline Part I -- Introduction to model checking Automatic formal verification of finite-state systems Applications

More information

Automata-Theoretic Verification

Automata-Theoretic Verification Automata-Theoretic Verification Javier Esparza TU München Orna Kupferman The Hebrew University Moshe Y. Vardi Rice University 1 Introduction This chapter describes the automata-theoretic approach to the

More information

Safraless Compositional Synthesis

Safraless Compositional Synthesis Safraless Compositional Synthesis Orna Kupferman 1, Nir Piterman 2, and Moshe Y. Vardi 3 1 Hebrew University 2 Ecole Polytechnique Fédéral de Lausanne (EPFL) 3 Rice University and Microsoft Research Abstract.

More information

Iterated Boolean Games

Iterated Boolean Games Proceedings of the Twenty-Third International Joint Conference on Artificial Intelligence Iterated Boolean Games Julian Gutierrez and Paul Harrenstein and Michael Wooldridge Department of Computer Science

More information

Model checking the basic modalities of CTL with Description Logic

Model checking the basic modalities of CTL with Description Logic Model checking the basic modalities of CTL with Description Logic Shoham Ben-David Richard Trefler Grant Weddell David R. Cheriton School of Computer Science University of Waterloo Abstract. Model checking

More information

Reasoning about Finite-State Switched Systems

Reasoning about Finite-State Switched Systems Reasoning about Finite-State Switched Systems Dana Fisman 1,2 and Orna Kupferman 1 1 School of Computer Science and Engineering, Hebrew University, Jerusalem 91904, Israel. 2 IBM Haifa Research Lab, Haifa

More information

Guest lecturer: Prof. Mark Reynolds, The University of Western Australia

Guest lecturer: Prof. Mark Reynolds, The University of Western Australia Università degli studi di Udine Corso per il dottorato di ricerca: Temporal Logics: Satisfiability Checking, Model Checking, and Synthesis January 2017 Lecture 01, Part 02: Temporal Logics Guest lecturer:

More information

Reversal-Bounded Counter Machines

Reversal-Bounded Counter Machines Reversal-Bounded Counter Machines Stéphane Demri LSV, CNRS, ENS Cachan Workshop on Logics for Resource-Bounded Agents, Barcelona, August 2015 Overview Presburger Counter Machines Reversal-Bounded Counter

More information

Integrating Induction and Deduction for Verification and Synthesis

Integrating Induction and Deduction for Verification and Synthesis Integrating Induction and Deduction for Verification and Synthesis Sanjit A. Seshia Associate Professor EECS Department UC Berkeley DATE 2013 Tutorial March 18, 2013 Bob s Vision: Exploit Synergies between

More information

Strategy Logic. 1 Introduction. Krishnendu Chatterjee 1, Thomas A. Henzinger 1,2, and Nir Piterman 2

Strategy Logic. 1 Introduction. Krishnendu Chatterjee 1, Thomas A. Henzinger 1,2, and Nir Piterman 2 Strategy Logic Krishnendu Chatterjee 1, Thomas A. Henzinger 1,2, and Nir Piterman 2 1 University of California, Berkeley, USA 2 EPFL, Switzerland c krish@eecs.berkeley.edu, {tah,nir.piterman}@epfl.ch Abstract.

More information

Synthesis of Reactive(1) Designs

Synthesis of Reactive(1) Designs Synthesis of Reactive(1) Designs Roderick Bloem a, Barbara Jobstmann b, Nir Piterman c, Amir Pnueli, Yaniv Sa ar d a Graz University of Technology, Austria b CNRS/Verimag, France c Imperial College London,

More information

LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems

LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems This space is reserved for the EPiC Series header, do not use it LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems Rachel Faran and Orna Kupferman The Hebrew University,

More information

Finitary Winning in ω-regular Games

Finitary Winning in ω-regular Games Finitary Winning in ω-regular Games Krishnendu Chatterjee 1 and Thomas A. Henzinger 1,2 1 University of California, Berkeley, USA 2 EPFL, Switzerland {c krish,tah}@eecs.berkeley.edu Abstract. Games on

More information

method. In model checking [CES86, LP85, VW86], we check that a system meets a desired requirement by checking that a mathematical model of the system

method. In model checking [CES86, LP85, VW86], we check that a system meets a desired requirement by checking that a mathematical model of the system From Linear Time to Branching Time Orna Kupferman y Hebrew University Moshe Y. Vardi z Rice University September 12, 2002 Abstract Model checking is a method for the verication of systems with respect

More information

Effective Synthesis of Asynchronous Systems from GR(1) Specifications

Effective Synthesis of Asynchronous Systems from GR(1) Specifications Effective Synthesis of Asynchronous Systems from GR(1) Specifications Courant Institute of Mathematical Sciences, NYU - Technical Report TR2011-944 (an extended version of a VMCAI 12 paper) Uri Klein 1,

More information

SBMC : Symmetric Bounded Model Checking

SBMC : Symmetric Bounded Model Checking SBMC : Symmetric Bounded Model Checing Brahim NASRAOUI LIP2 and Faculty of Sciences of Tunis Campus Universitaire 2092 - El Manar Tunis Tunisia brahim.nasraoui@gmail.com Syrine AYADI LIP2 and Faculty of

More information

Temporal Logic with Past is Exponentially More Succinct

Temporal Logic with Past is Exponentially More Succinct Temporal Logic with Past is Exponentially More Succinct Nicolas Markey Lab. Informatique Fondamentale d Orléans Univ. Orléans & CNRS FRE 2490 Rue Léonard de Vinci - BP 6759 45067 Orléans Cedex 2 - France

More information

Lecture 2: Symbolic Model Checking With SAT

Lecture 2: Symbolic Model Checking With SAT Lecture 2: Symbolic Model Checking With SAT Edmund M. Clarke, Jr. School of Computer Science Carnegie Mellon University Pittsburgh, PA 15213 (Joint work over several years with: A. Biere, A. Cimatti, Y.

More information

Taming Past LTL and Flat Counter Systems

Taming Past LTL and Flat Counter Systems Taming Past LTL and Flat Counter Systems Stéphane Demri 2, Amit Kumar Dhar 1, Arnaud Sangnier 1 1. LIAFA, Univ Paris Diderot, Sorbonne Paris Cité, CNRS, France 2. LSV, ENS Cachan, CNRS, INRIA, France June

More information

Probabilistic verification and approximation schemes

Probabilistic verification and approximation schemes Probabilistic verification and approximation schemes Richard Lassaigne Equipe de Logique mathématique, CNRS-Université Paris 7 Joint work with Sylvain Peyronnet (LRDE/EPITA & Equipe de Logique) Plan 1

More information

SAT-Based Explicit LTL Reasoning

SAT-Based Explicit LTL Reasoning SAT-Based Explicit LTL Reasoning Jianwen Li 1,2 Shufang Zhu 2 Geguang Pu 2 Moshe Y. Vardi 1 1. Rice University 2. East China Normal University August 22, 2016 Temporal Reasoning Church, 1957: Given a model

More information

Synthesis of Winning Strategies for Interaction under Partial Information

Synthesis of Winning Strategies for Interaction under Partial Information Synthesis of Winning Strategies for Interaction under Partial Information Oberseminar Informatik Bernd Puchala RWTH Aachen University June 10th, 2013 1 Introduction Interaction Strategy Synthesis 2 Main

More information

Stochastic Games with Time The value Min strategies Max strategies Determinacy Finite-state games Cont.-time Markov chains

Stochastic Games with Time The value Min strategies Max strategies Determinacy Finite-state games Cont.-time Markov chains Games with Time Finite-state Masaryk University Brno GASICS 00 /39 Outline Finite-state stochastic processes. Games over event-driven stochastic processes. Strategies,, determinacy. Existing results for

More information

On Promptness in Parity Games

On Promptness in Parity Games On Promptness in Parity Games Fabio Mogavero, Aniello Murano, and Loredana Sorrentino Università degli Studi di Napoli Federico II Abstract. Parity games are a powerful formalism for the automatic synthesis

More information

Automata Theory and Model Checking

Automata Theory and Model Checking Automata Theory and Model Checking Orna Kupferman Abstract We study automata on infinite words and their applications in system specification and verification. We first introduce Büchi automata and survey

More information

A Survey of Partial-Observation Stochastic Parity Games

A Survey of Partial-Observation Stochastic Parity Games Noname manuscript No. (will be inserted by the editor) A Survey of Partial-Observation Stochastic Parity Games Krishnendu Chatterjee Laurent Doyen Thomas A. Henzinger the date of receipt and acceptance

More information

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification

More information

Weak Alternating Automata Are Not That Weak

Weak Alternating Automata Are Not That Weak Weak Alternating Automata Are Not That Weak Orna Kupferman Hebrew University Moshe Y. Vardi Rice University Abstract Automata on infinite words are used for specification and verification of nonterminating

More information

Fast DQBF Refutation

Fast DQBF Refutation Fast DQBF Refutation Bernd Finkbeiner and Leander Tentrup Saarland University Abstract. Dependency Quantified Boolean Formulas (DQBF) extend QBF with Henkin quantifiers, which allow for non-linear dependencies

More information

From Nondeterministic Büchi and Streett Automata to Deterministic Parity Automata

From Nondeterministic Büchi and Streett Automata to Deterministic Parity Automata From Nondeterministic Büchi and Streett Automata to Deterministic Parity Automata Nir Piterman Ecole Polytechnique Fédéral de Lausanne (EPFL) Abstract Determinization and complementation are fundamental

More information

Recent Challenges and Ideas in Temporal Synthesis

Recent Challenges and Ideas in Temporal Synthesis Recent Challenges and Ideas in Temporal Synthesis Orna Kupferman Hebrew University, School of Engineering and Computer Science, Jerusalem 91904, Israel Email: orna@cs.huji.ac.il Abstract. In automated

More information

The theory of regular cost functions.

The theory of regular cost functions. The theory of regular cost functions. Denis Kuperberg PhD under supervision of Thomas Colcombet Hebrew University of Jerusalem ERC Workshop on Quantitative Formal Methods Jerusalem, 10-05-2013 1 / 30 Introduction

More information

Separating Fairness and Well-Foundedness for the Analysis of Fair Discrete Systems

Separating Fairness and Well-Foundedness for the Analysis of Fair Discrete Systems Separating Fairness and Well-Foundedness for the Analysis of Fair Discrete Systems Amir Pnueli 1, Andreas Podelski 2, and Andrey Rybalchenko 2 1 New York University, New York 2 Max-Planck-Institut für

More information

an efficient procedure for the decision problem. We illustrate this phenomenon for the Satisfiability problem.

an efficient procedure for the decision problem. We illustrate this phenomenon for the Satisfiability problem. 1 More on NP In this set of lecture notes, we examine the class NP in more detail. We give a characterization of NP which justifies the guess and verify paradigm, and study the complexity of solving search

More information

Optimal Translation of LTL to Limit Deterministic Automata

Optimal Translation of LTL to Limit Deterministic Automata Optimal Translation of LTL to Limit Deterministic Automata Dileep Kini and Mahesh Viswanathan University of Illinois at Urbana-Champaign, Department of Computer Science Abstract. A crucial step in model

More information

PSL Model Checking and Run-time Verification via Testers

PSL Model Checking and Run-time Verification via Testers PSL Model Checking and Run-time Verification via Testers Formal Methods 2006 Aleksandr Zaks and Amir Pnueli New York University Introduction Motivation (Why PSL?) A new property specification language,

More information

Complementation Constructions for Nondeterministic Automata on Infinite Words

Complementation Constructions for Nondeterministic Automata on Infinite Words Complementation Constructions for Nondeterministic Automata on Infinite Words Orna Kupferman 1 and Moshe Y. Vardi 2 1 Hebrew University, School of Engineering and Computer Science, Jerusalem 91904, Israel

More information

Revisiting Synthesis of GR(1) Specifications

Revisiting Synthesis of GR(1) Specifications Revisiting Synthesis of GR(1) Specifications Uri Klein & Amir Pnueli Courant Institute of Mathematical Sciences, NYU Haifa Verification Conference, October 2010 What Is Synthesis? Rather than implement

More information