Taming Past LTL and Flat Counter Systems

Size: px
Start display at page:

Download "Taming Past LTL and Flat Counter Systems"

Transcription

1 Taming Past LTL and Flat Counter Systems Stéphane Demri 2, Amit Kumar Dhar 1, Arnaud Sangnier 1 1. LIAFA, Univ Paris Diderot, Sorbonne Paris Cité, CNRS, France 2. LSV, ENS Cachan, CNRS, INRIA, France June 26, 2012 IJCAR 2012, Manchester S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

2 Model Checking A System Satisfies A Property S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

3 Model Checking A System Satisfies A Property S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

4 Model Checking A System Satisfies A Property φ S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

5 Model Checking A System Satisfies A Property = φ S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

6 Model Checking A System Satisfies A Property = φ Decision Procedure ψ(x 1, x 2,, x n ) in decidable theory S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

7 Model Checking A System Satisfies A Property = φ Decision Procedure ψ(x 1, x 2,, x n ) in decidable theory Yes/No Tools & Solvers S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

8 Table of Contents 1 Introduction Counter Systems and Kripke Structures Linear-Time Temporal Logics with Arithmetical Constraints Existential Model-checking Problem 2 Path Schemas : Decomposing Flat Counter Systems even further 3 A new Stuttering Theorem for Past LTL 4 Our Main NP Algorithm 5 Conclusion S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

9 Table of Contents Introduction 1 Introduction Counter Systems and Kripke Structures Linear-Time Temporal Logics with Arithmetical Constraints Existential Model-checking Problem 2 Path Schemas : Decomposing Flat Counter Systems even further 3 A new Stuttering Theorem for Past LTL 4 Our Main NP Algorithm 5 Conclusion S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

10 Kripke Structures (KS) Introduction Counter Systems and Kripke Structures q 7 q 9 q 8 q 6 q 10 q 4 q 3 q 5 q 1 q 2 S = (Q,, l) l : Q 2 AP l(q 7 ) = {p, r} AP S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

11 Counter Systems (CS) Introduction Counter Systems and Kripke Structures q 7 q 9 q 8 q 6 q 10 q 4 q 3 q 5, (2, 3) q 1 q 2 2.x x 2 20, (5, 7) Guards : Boolean combination of linear constraints of the form Σ i a i.x i b and {=,,, <, >}. Updates : u Z n are translations. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

12 Introduction Counter Systems and Kripke Structures Runs in Counter Systems q 0, v 0 δ0 q 1, v 1 δ1 q 2, v 2 δ2 q 3, v 3 δ3 At each position i N, v i N n represents the counter values. δ i = q i, guard(δ i ), update(δ i ), q i+1 v i N n c 0 = q 0, v 0 is the initial configuration. i N, v i satisfies guard(δ i ) and v i+1 = v i + update(δ i ). Counter Systems are Turing-Complete. Thus most verification problems are undecidable. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

13 Introduction Example of Runs in Counter Systems Counter Systems and Kripke Structures q 2 q 7 c 1 > 1, (2, 4) c 1 5 c 2 < 25, (3, 1) c 1 = 0, (1, 0) q 1 c 1 0, (1, 0) q 5 q 6 c 1 2, (1, 5) q 8 q 1, (0, 0) q 1, (1, 0) q 5, (2, 0) q 6, (3, 5) q 7, (5, 9) q 6, (8, 10) q 7, (10, 14)..., 0 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

14 Introduction Flat Counter Systems (CFS) Counter Systems and Kripke Structures q 2 q 7 c 1 > 1, (2, 4) c 1 5 c 2 < 25, (3, 1) c 1 = 0, (1, 0) q 1 c 1 0, (1, 0) q 5 q 6 c 1 2, (1, 5) q 8 Guards : Boolean combination of linear constraints of the form Σ i a i.x i b and {=,,, <, >}. Updates : u Z n are translations. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

15 Introduction Flat Counter Systems (CFS) Counter Systems and Kripke Structures q 7 Not Flat q 9 q 8 q 6 q 10 q 4 q 3 q 5, (2, 3) q 1 q 2 2.x x 2 20, (5, 7) Guards : Boolean combination of linear constraints of the form Σ i a i.x i b and {=,,, <, >}. Updates : u Z n are translations. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

16 Introduction Flat Counter Systems (CFS) Counter Systems and Kripke Structures q 7 Flat q 9 q 8 q 6 q 10 q 4 q 3 q 5, (2, 3) q 1 q 2 2.x x 2 20, (5, 7) Guards : Boolean combination of linear constraints of the form Σ i a i.x i b and {=,,, <, >}. Updates : u Z n are translations. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

17 Introduction Flat Kripke Structures (KFS) Counter Systems and Kripke Structures q 7 q 9 q 8 q 6 q 10 q 4 q 3 q 5 q 1 q 2 S = (Q,, l) S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

18 Related Works Introduction Counter Systems and Kripke Structures Flat Counter Systems are extensively studied. See e.g. [Boigelot 98, Comon and Jurski - CAV 98]. Flatness is a useful property. See e.g. [Comon and Cortier - CSL 00, Leroux and Sutre - ATVA 05] Flatness leads to decidable safety and reachability property. See e.g.[ Finkel and Leroux - FSTTCS 02, Bozga et al. - CAV 10] Local model checking of Presburger-CTL* is decidable in flat counter systems. See [Demri et al. - JANCL 10] S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

19 Introduction Linear-Time Temporal Logics with Arithmetical Constraints Temporal Logic PLTL[ ] (Standard version) φ ::= p φ φ φ φ φ Xφ φuφ X 1 φ φsφ where p AT. For a model σ Σ ω and Σ = 2 AP σ, i = p def def σ, i = Xφ def σ, i = φ 1 Uφ 2 def σ, i = X 1 φ def σ, i = φ 1 Sφ 2 p σ(i) σ, i + 1 = φ σ, j = φ 2 for some i j such that σ, k = φ 1 for all i k < j i > 0 and σ, i 1 = φ σ, j = φ 2 for some 0 j i such that σ, k = φ 1 for all j < k i S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

20 Introduction Linear-Time Temporal Logics with Arithmetical Constraints Logic PLTL[C] (with arithmetical constraints) φ ::= p g φ φ φ φ φ Xφ φuφ X 1 φ φsφ where g is defined as : t ::= a.x t + t g ::= t b g g g g where x C n (counters) for some n, a Z, b Z and {=,,, <, >}. The model are essentially runs of Counter Systems σ Σ ω and Σ = 2 AP N n σ, i = g def v i = g where v i (x j ) is the value of counter x j in σ(i) S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

21 Introduction Existential Model-checking Problem Existential Model Checking: MC(L,C): Input: A system S C, a configuration c 0 and a formula φ L; Output: Does there exist a run ρ starting from c 0 in S such that ρ, 0 = φ? Known Results: MC(PLTL[C],CFS) is decidable by translation into Presburger Arithmetic. [Demri et al. - JANCL 10] MC(PLTL[ ],KFS). (MC(LTL,KFS) is NP-complete [Khutz and Finkbeiner - CONCUR 11]). S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

22 Introduction Existential Model-checking Problem Existential Model Checking: MC(L,C): Input: A system S C, a configuration c 0 and a formula φ L; Output: Does there exist a run ρ starting from c 0 in S such that ρ, 0 = φ? Known Results: MC(PLTL[C],CFS) is decidable by translation into Presburger Arithmetic. [Demri et al. - JANCL 10] Can we have better complexity? MC(PLTL[ ],KFS). (MC(LTL,KFS) is NP-complete [Khutz and Finkbeiner - CONCUR 11]). S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

23 Introduction Existential Model-checking Problem Existential Model Checking: MC(L,C): Input: A system S C, a configuration c 0 and a formula φ L; Output: Does there exist a run ρ starting from c 0 in S such that ρ, 0 = φ? Known Results: MC(PLTL[C],CFS) is decidable by translation into Presburger Arithmetic. [Demri et al. - JANCL 10] Can we have better complexity? MC(PLTL[ ],KFS). (MC(LTL,KFS) is NP-complete [Khutz and Finkbeiner - CONCUR 11]). Is the same possible with Past and Counters? S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

24 Introduction Existential Model-checking Problem Existential Model Checking: MC(L,C): Input: A system S C, a configuration c 0 and a formula φ L; Output: Does there exist a run ρ starting from c 0 in S such that ρ, 0 = φ? Known Results: MC(PLTL[C],CFS) is decidable by translation into Presburger Arithmetic. [Demri et al. - JANCL 10] Can we have better complexity? Yes MC(PLTL[ ],KFS). (MC(LTL,KFS) is NP-complete [Khutz and Finkbeiner - CONCUR 11]). Is the same possible with Past and Counters? Yes S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

25 Example of PLTL[C] Introduction Existential Model-checking Problem q 2 q 7 c 1 > 1, (2, 4) c 1 5 c 2 < 25, (3, 1) c 1 = 0, (1, 0) q 1 c 1 0, (1, 0) q 5 q 6 c 1 2, (1, 5) q 8 φ = F(q 7 Xq 6 c 1 > 5) q 1, (0, 0) q 1, (1, 0) q 5, (2, 0) q 6, (3, 5) q 7, (5, 9) q 6, (8, 10) q 7, (10, 14)..., 0 = φ S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

26 Path Schemas : Decomposing Flat Counter Systems even further Table of Contents 1 Introduction Counter Systems and Kripke Structures Linear-Time Temporal Logics with Arithmetical Constraints Existential Model-checking Problem 2 Path Schemas : Decomposing Flat Counter Systems even further 3 A new Stuttering Theorem for Past LTL 4 Our Main NP Algorithm 5 Conclusion S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

27 Path Schemas : Decomposing Flat Counter Systems even further Path Schema in Flat Kripke Structures (KPS) e 0 e 9 q 7 e 8 e 7 q 9 q 8 e 86 q 6 q 10 e 10 q 4 e 3 e 6 q 3 e 5 e 4 e 2 e q 1 1 q 2 q 5 P = p 1 l + 1 p 2l + 2 p 3l ω 3 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

28 Path Schemas : Decomposing Flat Counter Systems even further Path Schema in Flat Kripke Structures (KPS) q 3 e 8 q 4 e 3 e 4 e 2 e 1 q 2 q 8 e 86 e 7 q 7 e 0 q 10 q 1 e 10 q 2 q 5 q 6 e 1 e 5 e 6 q 7 q 9 e 7 e 9 P = p 1 l + 1 p 2l + 2 p 3l ω 3 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

29 Path Schemas : Decomposing Flat Counter Systems even further Path Schema in Flat Counter System (CPS) q 3 e 3 e 2 q 4 e 4 e 1, (2, 3) e 10 q 10 q 1 e 8 q 2 q 8 2.x x 2 20 e 86 (5, 7) q 2 q 5 q 6 e 1 e 5 e 6 q 7 e 0 e 7 q 7 q 9 e 7 e 9 P = p 1 l + 1 p 2l + 2 p 3l ω 3 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

30 Path Schemas : Decomposing Flat Counter Systems even further Why Path Schemas Are Nice Decompositions? Fundamental Structure: Minimal path schemas. Every run in a flat system respects one of the minimal path schemas of the system. Exponentially many minimal path schemas in a flat system. Simpler structure Easy to study. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

31 Path Schemas : Decomposing Flat Counter Systems even further Why Path Schemas Are Nice Decompositions? Fundamental Structure: Minimal path schemas. Any transition occurs at most twice. Every run in a flat system respects one of the minimal path schemas of the system. Exponentially many minimal path schemas in a flat system. Simpler structure Easy to study. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

32 Path Schemas : Decomposing Flat Counter Systems even further Why Path Schemas Are Nice Decompositions? Fundamental Structure: Minimal path schemas. Any transition occurs at most twice. Every run in a flat system respects one of the minimal path schemas of the system. run belongs to the language described by the minimal path schema. Exponentially many minimal path schemas in a flat system. Simpler structure Easy to study. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

33 Table of Contents A new Stuttering Theorem for Past LTL 1 Introduction Counter Systems and Kripke Structures Linear-Time Temporal Logics with Arithmetical Constraints Existential Model-checking Problem 2 Path Schemas : Decomposing Flat Counter Systems even further 3 A new Stuttering Theorem for Past LTL 4 Our Main NP Algorithm 5 Conclusion S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

34 A new Stuttering Theorem for Past LTL PLTL[ ] over KPS Theorem MC(PLTL[ ], KPS) is NP-complete. Stuttering Theorem for LTL (no past time operator) proposed earlier by [Kučera and Strejček - Acta Informatica 05] Translating PLTL to LTL [Gabbay - TLS 87] Exponential blowup of temporal depth. We need to extend the Stuttering Theorem for PLTL[ ]. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

35 Stuttering Theorem A new Stuttering Theorem for Past LTL PLTL[ ] formula: φ = ((p Xq) q)ur (pq) 15 r... = φ (pq)r... = φ PLTL[ ] formula: φ = F(r F(q Fp))Us (pqr) 15 s... = φ (pqrpqrpqr)s... = φ S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

36 A new Stuttering Theorem for Past LTL Stuttering Theorem Theorem Given two models σ, σ and a formula φ such that σ = σ 1 s M σ 2, σ = σ 1 s M σ 2 (2 AT ) ω and M, M 2td(φ) + 5 then, we have σ, 0 = φ iff σ, 0 = φ. proof sketch. By induction on the structure of the formula: For each temporal operator the satifiability does not change by changing the number of repetitions of s by 1. Boolean combination does not need to change the number of repetitions. Hence, maximum number of repetitions that can be distinguished is dependent on td(φ). S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

37 A new Stuttering Theorem for Past LTL A NP Algorithm for MC(PLTL[ ], KPS) 1 Guess the number of times each loop in the path schema is taken. at most polynomial times by Stuttering Theorem. 2 Unfold the loops, the guessed number of times. polynomial size path schema with a single loop at the end. 3 Perform PTime model checking for PLTL[ ] from [Laroussinie, Markey and Schnoebelen - LICS 02] S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

38 PLTL[ ] over KPS A new Stuttering Theorem for Past LTL Lemma (Khutz and Finkbeiner - CONCUR 11) MC(PLTL[ ], KPS) is NP-hard. Proof. p 1 p 2 p 3 p n start φ = ψ 1 2 ψ truth ψ 1 2 = [ i (G(q i XXq i XXXG q i ))] ψ truth = φ[p i F(q i XXq i )]. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

39 PLTL[ ] over KPS A new Stuttering Theorem for Past LTL Lemma (Khutz and Finkbeiner - CONCUR 11) MC(PLTL[ ], KPS) is NP-hard. Proof. p 1 p 2 p 3 p n start φ = ψ 1 2 ψ truth ψ 1 2 = [ i (G(q i XXq i XXXG q i ))] ψ truth = φ[p i F(q i XXq i )]. Same proof for MC(PLTL[ ], CPS), MC(PLTL[ ], KFS),MC(PLTL[C], CFS) S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

40 A new Stuttering Theorem for Past LTL PLTL[ ] over Subclasses of Kripke Structures Theorem (Path Schema) MC(PLTL[ ], KPS) is NP-complete. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

41 A new Stuttering Theorem for Past LTL PLTL[ ] over Subclasses of Kripke Structures Theorem (Path Schema) MC(PLTL[ ], KPS) is NP-complete. Theorem (Flat Kripke Structure) MC(PLTL[ ], KFS) is NP-complete. Guess a path schema and apply the previous result. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

42 A new Stuttering Theorem for Past LTL PLTL[ ] over Subclasses of Kripke Structures Theorem (Path Schema) MC(PLTL[ ], KPS) is NP-complete. Theorem (Flat Kripke Structure) MC(PLTL[ ], KFS) is NP-complete. Guess a path schema and apply the previous result. Theorem (Bounded Loop PS) MC(PLTL[ ], KPS(n)) is in PTime. (KPS(n) denotes path schemas in flat Kripke structure with exactly n loops). S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

43 Table of Contents Our Main NP Algorithm 1 Introduction Counter Systems and Kripke Structures Linear-Time Temporal Logics with Arithmetical Constraints Existential Model-checking Problem 2 Path Schemas : Decomposing Flat Counter Systems even further 3 A new Stuttering Theorem for Past LTL 4 Our Main NP Algorithm 5 Conclusion S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

44 Our Main NP Algorithm 3 main ingredients for proving MC(PLTL[C], CFS) in NP 1 Elimination of disjunction in guards and arithmetical constraints in formula. 2 Characterize all valid runs in a counter system without disjunction as System of equations. Respecting the updates, guards and non-negative counter values. 3 Stuttering theorem for PLTL. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

45 Our Main NP Algorithm Characterizing runs by equations q 2 q 7 c 1 > 1, (2, 4) e e 5 4 c1 5 c2 < 25, (3, 1) c 1 0, (1, 0) e q 2 e 3 e 1 1 c 1 = 1, (1, 0) c 1 2, (1, 5) q 5 q 6 e 6 q 8 e 7 Consider the path schema e + 1 (e 2, e 3 ).(e 4, e 5 ) +.e 6.e ω 7 Consider the equations for the edge e 5 and counter c 2 : (X 1 and X 2 variables for the 2 loops) S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

46 Our Main NP Algorithm Characterizing runs by equations q 7 c 1 > 1, (2, 4) e e 5 4 c1 5 c2 < 25, (3, 1) c 1 0, (1, 0) e 2 e q 1 q 3 5 q e 6 1 c 1 = 1, (1, 0) c 1 2, (1, 5) e 6 q 8 e 7 Consider the path schema e + 1 (e 2, e 3 ).(e 4, e 5 ) +.e 6.e ω 7 Consider the equations for the edge e 5 and counter c 2 : (X 1 and X 2 variables for the 2 loops) To ensure that it is taken at least once (first iteration): 0.X < 25. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

47 Our Main NP Algorithm Characterizing runs by equations q 7 c 1 > 1, (2, 4) e e 5 4 c1 5 c2 < 25, (3, 1) c 1 0, (1, 0) e 2 e q 1 q 3 5 q e 6 1 c 1 = 1, (1, 0) c 1 2, (1, 5) e 6 q 8 e 7 Consider the path schema e + 1 (e 2, e 3 ).(e 4, e 5 ) +.e 6.e ω 7 Consider the equations for the edge e 5 and counter c 2 : (X 1 and X 2 variables for the 2 loops) To ensure that it is taken at least once (first iteration): 0.X < 25. To ensure that it is taken X 2 times (last iteration): 0.X (X 2 1) < 25 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

48 Our Main NP Algorithm NP Algorithm for PLTL[C] over CPS x 3 x = 1, +2 φ = F((x 2)Uq 2 ) q 0 q 1 q 2, +1 x 2 15, +1 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

49 Our Main NP Algorithm NP Algorithm for PLTL[C] over CPS x 3 x = 1, +2 φ = F((x 2)Uq 2 ) q 0 q 1 q 2, +1 x 2 15, +1 x + 2 > 3 x , +2 q 0, (, 1) q 1, [1, 1] q 1, [3, 3] q 1, (3, 2 15 ) q 2, [2 15, + ) x + 1 = 1, +1 x + 2 = 3, +2 x + 2 3, +2 x , +1 S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

50 Our Main NP Algorithm NP Algorithm for PLTL[C] over CPS x 3 x = 1, +2 φ = F((x 2)Uq 2 ) q 0 q 1 q 2, +1 x 2 15, +1 x + 2 > 3 x , +2 q 0, (, 1) q 1, [1, 1] q 1, [3, 3] q 1, (3, 2 15 ) q 2, [2 15, + ) x + 1 = 1, +1 x + 2 = 3, +2 x + 2 3, +2 x , +1 Construct E with k variables Guess Solution y [Borosh and Treybig - AMS 76] S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

51 Our Main NP Algorithm NP Algorithm for PLTL[C] over CPS x 3 x = 1, +2 φ = F((x 2)Uq 2 ) q 0 q 1 q 2, +1 x 2 15, +1 x + 2 > 3 x , +2 q 0, (, 1) q 1, [1, 1] q 1, [3, 3] q 1, (3, 2 15 ) q 2, [2 15, + ) x + 1 = 1, +1 x + 2 = 3, +2 x + 2 3, +2 x , +1 Construct E with k variables Guess Solution y [Borosh and Treybig - AMS 76] Truncate y using Stuttering Theorem and check φ. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

52 Our Main NP Algorithm PLTL[C] over subclasses of CFS Theorem (Flat Counter Systems) MC(PLTL[C], CFS) is NP-complete. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

53 Our Main NP Algorithm PLTL[C] over subclasses of CFS Theorem (Flat Counter Systems) MC(PLTL[C], CFS) is NP-complete. Theorem (Bounded Loop 2) MC(PLTL[C], CPS(n)) is NP-complete for n 2. Different complexity bound than KPS(n)! S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

54 Our Main NP Algorithm PLTL[C] over subclasses of CFS Theorem (Flat Counter Systems) MC(PLTL[C], CFS) is NP-complete. Theorem (Bounded Loop 2) MC(PLTL[C], CPS(n)) is NP-complete for n 2. Different complexity bound than KPS(n)! Theorem (One Loop) MC(PLTL[C], CPS(1)) is in PTime. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

55 Conclusion Conclusion Classes of Systems PLTL[ ] PLTL[C] KPS NP-complete CPS NP-complete NP-complete KPS(n) PTime CPS(n), n > 1?? NP-complete CPS(1) PTime PTime KFS NP-complete CFS NP-complete NP-complete S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

56 Conclusion Conclusion On Going Work: Classes of Systems PLTL[ ] PLTL[C] KPS NP-complete CPS NP-complete NP-complete KPS(n) PTime CPS(n), n > 1?? NP-complete CPS(1) PTime PTime KFS NP-complete CFS NP-complete NP-complete Extending to linear mu-calculus, ETL,... Implementation using SMT Solvers. S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

57 Conclusion Thank You! S. Demri, A.K. Dhar, A. Sangnier (LIAFA, LSV) Taming Past LTL and Flat Counter Systems June 26, / 34

Taming Past LTL and Flat Counter Systems

Taming Past LTL and Flat Counter Systems Taming Past LTL and Flat Counter Systems Amit Kumar Dhar LIAFA, Univ Paris Diderot, Paris Cité Sorbonne, CNRS, France April 2, 2012 Joint work with : Stéphane Demri(LSV) and Arnaud Sangnier(LIAFA) LIAFA

More information

Taming Past LTL and Flat Counter Systems

Taming Past LTL and Flat Counter Systems Taming Past LTL and Flat Counter Systems Stéphane Demri a, Amit Kumar Dhar b, Arnaud Sangnier b a LSV, CNRS, France b LIAFA, Univ. Paris Diderot, Sorbonne Paris Cité, CNRS, France Abstract Reachability

More information

Taming Past LTL and Flat Counter Systems

Taming Past LTL and Flat Counter Systems Taming Past LTL and Flat Counter Systems Stéphane Demri a, Amit Kumar Dhar b, Arnaud Sangnier b a LSV, CNRS, ENS Cachan, INRIA, France b LIAFA, Univ. Paris Diderot, Sorbonne Paris Cité, CNRS, France arxiv:1205.6584v2

More information

Reversal-Bounded Counter Machines

Reversal-Bounded Counter Machines Reversal-Bounded Counter Machines Stéphane Demri LSV, CNRS, ENS Cachan Workshop on Logics for Resource-Bounded Agents, Barcelona, August 2015 Overview Presburger Counter Machines Reversal-Bounded Counter

More information

Stéphane Demri Arnaud Sangnier. When Model-Checking Freeze LTL over Counter Machines Becomes Decidable. Research Report LSV-10-05

Stéphane Demri Arnaud Sangnier. When Model-Checking Freeze LTL over Counter Machines Becomes Decidable. Research Report LSV-10-05 Stéphane Demri Arnaud Sangnier When Model-Checking Freeze LTL over Counter Machines Becomes Decidable Research Report LSV-10-05 February 2010 When Model-Checking Freeze LTL over Counter Machines Becomes

More information

Model-Checking CTL* over Flat Presburger Counter Systems

Model-Checking CTL* over Flat Presburger Counter Systems Model-Checking CTL* over Flat Presburger Counter Systems Stéphane Demri * Alain Finkel * Valentin Goranko ** Govert van Drimmelen *** * LSV, ENS Cachan, CNRS, INRIA 61 av. Pdt. Wilson, 94235 Cachan Cedex,

More information

Verifying qualitative and quantitative properties with LTL over concrete domains

Verifying qualitative and quantitative properties with LTL over concrete domains Verifying qualitative and quantitative properties with LTL over concrete domains Régis Gascon Laboratoire Spécification et Vérification CNRS & ENS Cachan FRANCE gascon@lsv.ens-cachan.fr Abstract. We introduce

More information

Reachability in Succinct and Parametric One-Counter Automata

Reachability in Succinct and Parametric One-Counter Automata Reachability in Succinct and Parametric One-Counter Automata Christoph Haase, Stephan Kreutzer, Joël Ouaknine, and James Worrell Oxford University Computing Laboratory, UK {chrh,kreutzer,joel,jbw}@comlab.ox.ac.uk

More information

On the Expressiveness and Complexity of ATL

On the Expressiveness and Complexity of ATL On the Expressiveness and Complexity of ATL François Laroussinie, Nicolas Markey, Ghassan Oreiby LSV, CNRS & ENS-Cachan Recherches en vérification automatique March 14, 2006 Overview of CTL CTL A Kripke

More information

Parameterized model-checking problems

Parameterized model-checking problems Parameterized model-checking problems Stéphane Demri Laboratoire Spécification et Vérification (LSV) CNRS UMR 8643 & ENS de Cachan Parameterized model-checking problems p. 1 Plan of the talk 1. State explosion

More information

The Parikh image of languages and linear constraints

The Parikh image of languages and linear constraints The Parikh image of languages and linear constraints Peter.Habermehl@liafa.univ-paris-diderot.fr 1 1 LIAFA, Université Paris Diderot, Sorbonne Paris Cité, CNRS CP meets CAV, Turunç June 28th, 2012 Peter

More information

New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations

New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations (Extended Abstract) Gaoyan Xie, Cheng Li and Zhe Dang School of Electrical Engineering and

More information

Weak Kripke Structures and LTL

Weak Kripke Structures and LTL Weak Kripke Structures and LTL Lars Kuhtz 1 and Bernd Finkbeiner 2 1 Microsoft Redmond 2 Saarland University Abstract. We revisit the complexity of the model checking problem for formulas of linear-time

More information

Fast Acceleration of Ultimately Periodic Relations

Fast Acceleration of Ultimately Periodic Relations Fast Acceleration of Ultimately Periodic Relations Marius Bozga 1, Radu Iosif 1, Filip Konečný 1,2 1 VERIMAG / CNRS / University of Grenoble, France 2 Brno University of Technology, Czech Republic Fast

More information

LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems

LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems This space is reserved for the EPiC Series header, do not use it LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems Rachel Faran and Orna Kupferman The Hebrew University,

More information

Chapter 4: Computation tree logic

Chapter 4: Computation tree logic INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification

More information

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct. EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016

More information

Models for Efficient Timed Verification

Models for Efficient Timed Verification Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model

More information

Temporal Logic with Past is Exponentially More Succinct

Temporal Logic with Past is Exponentially More Succinct Temporal Logic with Past is Exponentially More Succinct Nicolas Markey Lab. Informatique Fondamentale d Orléans Univ. Orléans & CNRS FRE 2490 Rue Léonard de Vinci - BP 6759 45067 Orléans Cedex 2 - France

More information

On the Satisfiability of Two-Variable Logic over Data Words

On the Satisfiability of Two-Variable Logic over Data Words On the Satisfiability of Two-Variable Logic over Data Words Claire David, Leonid Libkin, and Tony Tan School of Informatics, University of Edinburgh Abstract. Data trees and data words have been studied

More information

From Liveness to Promptness

From Liveness to Promptness From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every

More information

Bounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39

Bounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:

More information

arxiv: v1 [cs.lo] 21 Apr 2016

arxiv: v1 [cs.lo] 21 Apr 2016 Computation Tree Logic for Synchronization Properties arxiv:1604.06384v1 [cs.lo] 21 Apr 2016 Krishnendu Chatterjee Laurent Doyen IST Austria CNRS & LSV, ENS Cachan Abstract We present a logic that extends

More information

Overview. overview / 357

Overview. overview / 357 Overview overview6.1 Introduction Modelling parallel systems Linear Time Properties Regular Properties Linear Temporal Logic (LTL) Computation Tree Logic syntax and semantics of CTL expressiveness of CTL

More information

When Model-Checking Freeze LTL over Counter Machines Becomes Decidable

When Model-Checking Freeze LTL over Counter Machines Becomes Decidable When Model-Checking Freeze LTL over Counter Machines Becomes Decidable Stéphane Demri 1 and Arnaud Sangnier 2 1 LSV, ENS Cachan, CNRS, INRIA Saclay IdF, France 2 Dipartimento di Informatica, Università

More information

Automata on Infinite words and LTL Model Checking

Automata on Infinite words and LTL Model Checking Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of

More information

Computation Tree Logic for Synchronization Properties

Computation Tree Logic for Synchronization Properties Computation Tree Logic for Synchronization Properties Krishnendu Chatterjee 1 and Laurent Doyen 2 1 IST Austria 2 LSV, ENS Cachan & CNRS, France Abstract We present a logic that extends CTL (Computation

More information

UCLID: Deciding Combinations of Theories via Eager Translation to SAT. SAT-based Decision Procedures

UCLID: Deciding Combinations of Theories via Eager Translation to SAT. SAT-based Decision Procedures UCLID: Deciding Combinations of Theories via Eager Translation to SAT Sanjit A. Seshia SAT-based Decision Procedures Input Formula Input Formula Satisfiability-preserving Boolean Encoder Boolean Formula

More information

Modal Logics with Presburger Constraints

Modal Logics with Presburger Constraints LSV, ENS de Cachan, CNRS, INRIA Saclay LABRI March 5th, 2009 Joint work with Denis Lugiez (LIF, Marseille) Overview Introduction Presburger constraints Regularity constraints Motivations Definition Simplifications

More information

FASTer acceleration of counter automata in practice

FASTer acceleration of counter automata in practice FASTer acceleration of counter automata in practice Sébastien Bardin Joint work with Jérôme Leroux and Alain Finkel LSV - CNRS & ENS de Cachan Outline 1. Counter system model-checking (a) Presburger sets

More information

Reversal-Bounded Counter Machines Revisited

Reversal-Bounded Counter Machines Revisited Reversal-Bounded Counter Machines Revisited Alain Finkel 1 and Arnaud Sangnier 1,2 1 LSV, ENS Cachan, CNRS & 2 EDF R&D 61 av. du pdt Wilson 94230 Cachan. France {finkel,sangnier}@lsv.ens-cachan.fr Abstract.

More information

Checking Liveness Properties of Presburger Counter Systems using Reachability Analysis

Checking Liveness Properties of Presburger Counter Systems using Reachability Analysis Checking Liveness Properties of Presburger Counter Systems using Reachability Analysis K. Vasanta Lakshmi, Aravind Acharya, and Raghavan Komondoor Indian Institute of Science, Bangalore {kvasanta,aravind.acharya,raghavan}@csa.iisc.ernet.in

More information

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification

More information

On the Expressiveness and Complexity of ATL

On the Expressiveness and Complexity of ATL On the Expressiveness and Complexity of ATL François Laroussinie, Nicolas Markey, and Ghassan Oreiby LSV, CNRS & ENS Cachan, France Abstract. ATL is a temporal logic geared towards the specification and

More information

Emmanuelle Encrenaz Alain Finkel. Automatic verification of counter systems with ranking function. Research Report LSV-07-25

Emmanuelle Encrenaz Alain Finkel. Automatic verification of counter systems with ranking function. Research Report LSV-07-25 Emmanuelle Encrenaz Alain Finkel Automatic verification of counter systems with ranking function Research Report LSV-07-25 July 2007 or with entcsmacro.sty for your meeting. Both can be found at the ENTCS

More information

Undecibability. Hilbert's 10th Problem: Give an algorithm that given a polynomial decides if the polynomial has integer roots or not.

Undecibability. Hilbert's 10th Problem: Give an algorithm that given a polynomial decides if the polynomial has integer roots or not. Undecibability Hilbert's 10th Problem: Give an algorithm that given a polynomial decides if the polynomial has integer roots or not. The problem was posed in 1900. In 1970 it was proved that there can

More information

Petri Net Reachability Graphs: Decidability Status of FO Properties

Petri Net Reachability Graphs: Decidability Status of FO Properties Petri Net Reachability Graphs: Decidability Status of FO Properties Ph. Darondeau 1, S. Demri 2, R. Meyer 3, and C. Morvan 4 1 IRISA/INRIA, Campus de Beaulieu, Rennes, France philippe.darondeau@inria.fr

More information

Dipartimento di Scienze dell Informazione

Dipartimento di Scienze dell Informazione UNIVERSITÀ DEGLI STUDI DI MILANO Dipartimento di Scienze dell Informazione RAPPORTO INTERNO N 313-07 Combination Methods for Satisfiability and Model-Checking of Infinite-State Systems Silvio Ghilardi,

More information

Beyond Regularity for Presburger Modal Logics

Beyond Regularity for Presburger Modal Logics Beyond Regularity for Presburger Modal Logics Facundo Carreiro 1 ILLC, University of Amsterdam, the Netherlands Stéphane Demri LSV, ENS Cachan, CNRS, INRIA, France Abstract Satisfiability problem for modal

More information

Languages, logics and automata

Languages, logics and automata Languages, logics and automata Anca Muscholl LaBRI, Bordeaux, France EWM summer school, Leiden 2011 1 / 89 Before all that.. Sonia Kowalewskaya Emmy Noether Julia Robinson All this attention has been gratifying

More information

Temporal Logic with Forgettable Past

Temporal Logic with Forgettable Past Temporal Logic with Forgettable Past François Laroussinie 1, Nicolas Markey 1,2, Philippe Schnoebelen 1 1 Laboratoire Spécification et Vérification, ENS de Cachan & CNRS UMR 8643, 61, avenue de Président

More information

Model Checking Restricted Sets of Timed Paths

Model Checking Restricted Sets of Timed Paths Model Checking Restricted Sets of Timed Paths Nicolas Markey a Jean-François Raskin b a Lab. Spécification et Vérification ENS Cachan & CNRS UMR8643 61, avenue Président Wilson 94235 Cachan Cedex France

More information

A Tableau-Based Decision Procedure for Right Propositional Neighborhood Logic (RPNL )

A Tableau-Based Decision Procedure for Right Propositional Neighborhood Logic (RPNL ) A Tableau-Based Decision Procedure for Right Propositional Neighborhood Logic (RPNL ) Davide Bresolin Angelo Montanari Dipartimento di Matematica e Informatica Università degli Studi di Udine {bresolin,

More information

Valentin Goranko Stockholm University. ESSLLI 2018 August 6-10, of 33

Valentin Goranko Stockholm University. ESSLLI 2018 August 6-10, of 33 ESSLLI 2018 course Logics for Epistemic and Strategic Reasoning in Multi-Agent Systems Lecture 4: Logics for temporal strategic reasoning with complete information Valentin Goranko Stockholm University

More information

LTL over integer periodicity constraints

LTL over integer periodicity constraints Theoretical Computer Science 360 (2006) 96 123 www.elsevier.com/locate/tcs LTL over integer periodicity constraints Stéphane Demri LSV/CNRS & INRIA Futurs projet SECSI & ENS Cachan, 61, av. Pdt. Wilson,

More information

Chapter 2. Reductions and NP. 2.1 Reductions Continued The Satisfiability Problem (SAT) SAT 3SAT. CS 573: Algorithms, Fall 2013 August 29, 2013

Chapter 2. Reductions and NP. 2.1 Reductions Continued The Satisfiability Problem (SAT) SAT 3SAT. CS 573: Algorithms, Fall 2013 August 29, 2013 Chapter 2 Reductions and NP CS 573: Algorithms, Fall 2013 August 29, 2013 2.1 Reductions Continued 2.1.1 The Satisfiability Problem SAT 2.1.1.1 Propositional Formulas Definition 2.1.1. Consider a set of

More information

From Monadic Second-Order Definable String Transformations to Transducers

From Monadic Second-Order Definable String Transformations to Transducers From Monadic Second-Order Definable String Transformations to Transducers Rajeev Alur 1 Antoine Durand-Gasselin 2 Ashutosh Trivedi 3 1 University of Pennsylvania 2 LIAFA, Université Paris Diderot 3 Indian

More information

Witness Runs for Counter Machines

Witness Runs for Counter Machines Witness Runs for Counter Machines Clark Barrett 1,StéphaneDemri 1,2,andMorganDeters 1 1 New York University, USA 2 LSV, CNRS, France Abstract. In this paper, we present recent results about the verification

More information

arxiv: v2 [cs.lo] 15 Jul 2016

arxiv: v2 [cs.lo] 15 Jul 2016 Model Checking Flat Freeze LTL on One-Counter Automata Antonia Lechner 1, Richard Mayr 2, Joël Ouaknine 3, Amaury Pouly 4, and James Worrell 5 arxiv:1606.02643v2 [cs.lo] 15 Jul 2016 1 Department of Computer

More information

Serge Haddad Mathieu Sassolas. Verification on Interrupt Timed Automata. Research Report LSV-09-16

Serge Haddad Mathieu Sassolas. Verification on Interrupt Timed Automata. Research Report LSV-09-16 Béatrice Bérard Serge Haddad Mathieu Sassolas Verification on Interrupt Timed Automata Research Report LSV-09-16 July 2009 Verification on Interrupt Timed Automata Béatrice Bérard 1, Serge Haddad 2, Mathieu

More information

Model Checking & Program Analysis

Model Checking & Program Analysis Model Checking & Program Analysis Markus Müller-Olm Dortmund University Overview Introduction Model Checking Flow Analysis Some Links between MC and FA Conclusion Apology for not giving proper credit to

More information

Downloaded from: Usage Guidelines

Downloaded from:  Usage Guidelines Artale, A. and Kontchakov, Roman and Ryzhikov, V. and Zakharyaschev, Michael (2013) The complexity of clausal fragments of LTL. In: McMillan, K. and Middeldorp, A. and Voronkov, A. (eds.) Logic for Programming,

More information

Computation Tree Logic (CTL) & Basic Model Checking Algorithms

Computation Tree Logic (CTL) & Basic Model Checking Algorithms Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking

More information

Model Checking: the Interval Way

Model Checking: the Interval Way Dept. of Mathematics, Computer Science, and Physics University of Udine, Italy TCS Seminar Series Spring 2018 Department of Theoretical Computer Science KTH ROYAL INSTITUTE OF TECHNOLOGY June 4, 2018 Model

More information

First-Order Logic. 1 Syntax. Domain of Discourse. FO Vocabulary. Terms

First-Order Logic. 1 Syntax. Domain of Discourse. FO Vocabulary. Terms First-Order Logic 1 Syntax Domain of Discourse The domain of discourse for first order logic is FO structures or models. A FO structure contains Relations Functions Constants (functions of arity 0) FO

More information

Efficient Model-Checking of Weighted CTL with Upper-Bound Constraints

Efficient Model-Checking of Weighted CTL with Upper-Bound Constraints Software Tools for Technology Transfer manuscript No. (will be inserted by the editor) Efficient Model-Checking of Weighted CTL with Upper-Bound Constraints Jonas Finnemann Jensen, Kim Guldstrand Larsen,

More information

First-Order Logic First-Order Theories. Roopsha Samanta. Partly based on slides by Aaron Bradley and Isil Dillig

First-Order Logic First-Order Theories. Roopsha Samanta. Partly based on slides by Aaron Bradley and Isil Dillig First-Order Logic First-Order Theories Roopsha Samanta Partly based on slides by Aaron Bradley and Isil Dillig Roadmap Review: propositional logic Syntax and semantics of first-order logic (FOL) Semantic

More information

An Automata-Theoretic Approach to Constraint LTL

An Automata-Theoretic Approach to Constraint LTL An Automata-Theoretic Approach to Constraint LTL Stéphane Demri a, Deepak D Souza b a LSV, CNRS & ENS Cachan & INRIA Futurs (projet SECSI), France b Dept. of Computer Science & Automation, Indian Institute

More information

Accelerated Data-Flow Analysis

Accelerated Data-Flow Analysis Accelerated Data-Flow Analysis Jérôme Leroux, Grégoire Sutre To cite this version: Jérôme Leroux, Grégoire Sutre. Accelerated Data-Flow Analysis. Springer Berlin. Static Analysis, 2007, Kongens Lyngby,

More information

The Eager Approach to SMT. Eager Approach to SMT

The Eager Approach to SMT. Eager Approach to SMT The Eager Approach to SMT Sanjit A. Seshia UC Berkeley Slides based on ICCAD 09 Tutorial Eager Approach to SMT Input Formula Satisfiability-preserving Boolean Encoder Boolean Formula SAT Solver SAT Solver

More information

Verification of Polynomial Interrupt Timed Automata

Verification of Polynomial Interrupt Timed Automata Verification of Polynomial Interrupt Timed Automata Béatrice Bérard 1, Serge Haddad 2, Claudine Picaronny 2, Mohab Safey El Din 1, Mathieu Sassolas 3 1 Université P. & M. Curie, LIP6 2 ENS Cachan, LSV

More information

Symbolic Trajectory Evaluation (STE): Orna Grumberg Technion, Israel

Symbolic Trajectory Evaluation (STE): Orna Grumberg Technion, Israel Symbolic Trajectory Evaluation (STE): Automatic Refinement and Vacuity Detection Orna Grumberg Technion, Israel Marktoberdort 2007 1 Agenda Model checking Symbolic Trajectory Evaluation Basic Concepts

More information

Lecture 9: The Splitting Method for SAT

Lecture 9: The Splitting Method for SAT Lecture 9: The Splitting Method for SAT 1 Importance of SAT Cook-Levin Theorem: SAT is NP-complete. The reason why SAT is an important problem can be summarized as below: 1. A natural NP-Complete problem.

More information

Integer Vector Addition Systems with States

Integer Vector Addition Systems with States Integer Vector Addition Systems with States Christoph Haase and Simon Halfon Laboratoire Spécification et Vérification (LSV), CNRS École Normale Supérieure (ENS) de Cachan, France Abstract. This paper

More information

Bounded Synthesis. Sven Schewe and Bernd Finkbeiner. Universität des Saarlandes, Saarbrücken, Germany

Bounded Synthesis. Sven Schewe and Bernd Finkbeiner. Universität des Saarlandes, Saarbrücken, Germany Bounded Synthesis Sven Schewe and Bernd Finkbeiner Universität des Saarlandes, 66123 Saarbrücken, Germany Abstract. The bounded synthesis problem is to construct an implementation that satisfies a given

More information

Harvard CS 121 and CSCI E-121 Lecture 22: The P vs. NP Question and NP-completeness

Harvard CS 121 and CSCI E-121 Lecture 22: The P vs. NP Question and NP-completeness Harvard CS 121 and CSCI E-121 Lecture 22: The P vs. NP Question and NP-completeness Harry Lewis November 19, 2013 Reading: Sipser 7.4, 7.5. For culture : Computers and Intractability: A Guide to the Theory

More information

PSPACE-completeness of LTL/CTL model checking

PSPACE-completeness of LTL/CTL model checking PSPACE-completeness of LTL/CTL model checking Peter Lohmann April 10, 2007 Abstract This paper will give a proof for the PSPACE-completeness of LTLsatisfiability and for the PSPACE-completeness of the

More information

Temporal Logic and Fair Discrete Systems

Temporal Logic and Fair Discrete Systems Temporal Logic and Fair Discrete Systems Nir Piterman and Amir Pnueli Abstract Temporal logic was used by philosophers to reason about the way the world changes over time. Its modern use in specification

More information

Temporal Logics for Specification and Verification

Temporal Logics for Specification and Verification Temporal Logics for Specification and Verification Valentin Goranko DTU Informatics FIRST Autumn School on Modal Logic November 11, 2009 Transition systems (Labelled) transition system (TS): T = S, {R

More information

On the Complexity of the Reflected Logic of Proofs

On the Complexity of the Reflected Logic of Proofs On the Complexity of the Reflected Logic of Proofs Nikolai V. Krupski Department of Math. Logic and the Theory of Algorithms, Faculty of Mechanics and Mathematics, Moscow State University, Moscow 119899,

More information

Combination Methods for Satisfiability and Model-Checking of Infinite-State Systems

Combination Methods for Satisfiability and Model-Checking of Infinite-State Systems Combination Methods for Satisfiability and Model-Checking of Infinite-State Systems Silvio Ghilardi 1, Enrica Nicolini 2, Silvio Ranise 2, and Daniele Zucchelli 1,2 1 Dipartimento di Informatica, Università

More information

The TLA + proof system

The TLA + proof system The TLA + proof system Stephan Merz Kaustuv Chaudhuri, Damien Doligez, Leslie Lamport INRIA Nancy & INRIA-MSR Joint Centre, France Amir Pnueli Memorial Symposium New York University, May 8, 2010 Stephan

More information

Temporal logics and explicit-state model checking. Pierre Wolper Université de Liège

Temporal logics and explicit-state model checking. Pierre Wolper Université de Liège Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and

More information

Deductive Verification

Deductive Verification Deductive Verification Mooly Sagiv Slides from Zvonimir Rakamaric First-Order Logic A formal notation for mathematics, with expressions involving Propositional symbols Predicates Functions and constant

More information

Flat counter automata almost everywhere!

Flat counter automata almost everywhere! Flat counter automata almost everywhere! Jérôme Leroux and Grégoire Sutre Projet Vertecs, IRISA / INRIA Rennes, FRANCE Équipe MVTsi, CNRS / LABRI, FRANCE Counter-automata verification A simple counter-automata:

More information

Almost Linear Büchi Automata

Almost Linear Büchi Automata Almost Linear Büchi Automata Tomáš Babiak Vojtěch Řehák Jan Strejček Faculty of Informatics Masaryk University Brno, Czech Republic {xbabiak, rehak, strejcek}@fi.muni.cz We introduce a new fragment of

More information

Motivation. CS389L: Automated Logical Reasoning. Lecture 10: Overview of First-Order Theories. Signature and Axioms of First-Order Theory

Motivation. CS389L: Automated Logical Reasoning. Lecture 10: Overview of First-Order Theories. Signature and Axioms of First-Order Theory Motivation CS389L: Automated Logical Reasoning Lecture 10: Overview of First-Order Theories Işıl Dillig Last few lectures: Full first-order logic In FOL, functions/predicates are uninterpreted (i.e., structure

More information

Averaging in LTL. Patricia Bouyer, Nicolas Markey, and Raj Mohan Matteplackel. LSV CNRS & ENS Cachan France

Averaging in LTL. Patricia Bouyer, Nicolas Markey, and Raj Mohan Matteplackel. LSV CNRS & ENS Cachan France Averaging in LTL Patricia Bouyer, Nicolas Markey, and Raj Mohan Matteplackel LSV CNRS & ENS Cachan France Abstract. For the accurate analysis of computerized systems, powerful quantitative formalisms have

More information

Reasoning about Strategies: From module checking to strategy logic

Reasoning about Strategies: From module checking to strategy logic Reasoning about Strategies: From module checking to strategy logic based on joint works with Fabio Mogavero, Giuseppe Perelli, Luigi Sauro, and Moshe Y. Vardi Luxembourg September 23, 2013 Reasoning about

More information

The Affine Hull of a Binary Automaton is Computable in Polynomial Time

The Affine Hull of a Binary Automaton is Computable in Polynomial Time INFINITY 2003 Preliminary Version The Affine Hull of a Binary Automaton is Computable in Polynomial Time Jérôme Leroux 1 Laboratoire Spécification et Vérification, CNRS UMR 8643 & ENS de Cachan, 61 av.

More information

Counter Automata and Classical Logics for Data Words

Counter Automata and Classical Logics for Data Words Counter Automata and Classical Logics for Data Words Amal Dev Manuel amal@imsc.res.in Institute of Mathematical Sciences, Taramani, Chennai, India. January 31, 2012 Data Words Definition (Data Words) A

More information

Minimising Deterministic Büchi Automata Precisely using SAT Solving

Minimising Deterministic Büchi Automata Precisely using SAT Solving Minimising Deterministic Büchi Automata Precisely using SAT Solving Rüdiger Ehlers Saarland University, Reactive Systems Group SAT 2010 July 14, 2010 Rüdiger Ehlers (SB) DBA Minimization SAT 2010 July

More information

Applied Automata Theory

Applied Automata Theory Applied Automata Theory Roland Meyer TU Kaiserslautern Roland Meyer (TU KL) Applied Automata Theory (WiSe 2013) 1 / 161 Table of Contents I 1 Regular Languages and Finite Automata Regular Languages Finite

More information

Basics of WQO theory, with some applications in computer science

Basics of WQO theory, with some applications in computer science Basics of WQO theory, with some applications in computer science aka WQOs for dummies Ph. Schnoebelen LSV, CNRS, Cachan CMI Silver Jubilee Lecture Chennai, Feb. 23rd, 2015 INTRODUCTION Well-quasi-orderings,

More information

PRESBURGER COUNTER MACHINES

PRESBURGER COUNTER MACHINES UNIVERSITÉ DE BORDEAUX ÉCOLE DOCTORALE DE MATHÉMATIQUES ET INFORMATIQUE DE BORDEAUX Habilitation à Diriger des Recherches Jérôme Leroux PRESBURGER COUNTER MACHINES Jury : Préparée au LaBRI, équipe MF Rapporteurs

More information

Probabilistic verification and approximation schemes

Probabilistic verification and approximation schemes Probabilistic verification and approximation schemes Richard Lassaigne Equipe de Logique mathématique, CNRS-Université Paris 7 Joint work with Sylvain Peyronnet (LRDE/EPITA & Equipe de Logique) Plan 1

More information

PETRI NET REACHABILITY GRAPHS: DECIDABILITY STATUS OF FIRST-ORDER PROPERTIES

PETRI NET REACHABILITY GRAPHS: DECIDABILITY STATUS OF FIRST-ORDER PROPERTIES Logical Methods in Computer Science Vol. 8(4:9)2012, pp. 1 28 www.lmcs-online.org Submitted May 22, 2012 Published Oct. 22, 2012 PETRI NET REACHABILITY GRAPHS: DECIDABILITY STATUS OF FIRST-ORDER PROPERTIES

More information

A Logic-based Framework for Reasoning about Composite Data Structures

A Logic-based Framework for Reasoning about Composite Data Structures A Logic-based Framework or Reasoning about Composite Data Structures Ahmed Bouajjani, Cezara Drăgoi, Constantin Enea, and Mihaela Sighireanu LIAFA, CNRS & University Paris 7, France 175, rue du Chevaleret,

More information

Expressiveness and decidability of ATL with strategy contexts

Expressiveness and decidability of ATL with strategy contexts Expressiveness and decidability of ATL with strategy contexts Arnaud Da Costa, François Laroussinie, Nicolas Markey July 2010 Research report LSV-10-14 Laboratoire Spécification & Vérification École Normale

More information

arxiv: v1 [cs.lo] 25 Oct 2018

arxiv: v1 [cs.lo] 25 Oct 2018 The One-Variable Logic Meets Presburger Arithmetic Bartosz Bednarczyk Institute of Computer Science, University of Wroc law, Joliot-Curie 15, 50-383 Wroc law, Poland arxiv:1810.10899v1 [cs.lo] 25 Oct 2018

More information

Query Reasoning on Trees with Types, Interleaving, and Counting

Query Reasoning on Trees with Types, Interleaving, and Counting Proceedings of the Twenty-Second International Joint Conference on Artificial Intelligence Query Reasoning on Trees with Types, Interleaving, and Counting Everardo Bárcenas, 1 Pierre Genevès, 2 Nabil Layaïda,

More information

Formal Verification Techniques. Riccardo Sisto, Politecnico di Torino

Formal Verification Techniques. Riccardo Sisto, Politecnico di Torino Formal Verification Techniques Riccardo Sisto, Politecnico di Torino State exploration State Exploration and Theorem Proving Exhaustive exploration => result is certain (correctness or noncorrectness proof)

More information

Towards Intuitionistic Dynamic Logic

Towards Intuitionistic Dynamic Logic Towards Intuitionistic Dynamic Logic J. W. Degen and J. M. Werner October 25, 2006 Outline Definitions Separation of PDL and ipdl Separation of Necessitas and Possibilitas Induction principles Definability

More information

The Impact of Craig s Interpolation Theorem. in Computer Science

The Impact of Craig s Interpolation Theorem. in Computer Science The Impact of Craig s Interpolation Theorem in Computer Science Cesare Tinelli tinelli@cs.uiowa.edu The University of Iowa Berkeley, May 2007 p.1/28 The Role of Logic in Computer Science Mathematical logic

More information

Quantified Boolean Formulas: Complexity and Expressiveness

Quantified Boolean Formulas: Complexity and Expressiveness Dagstuhl SAT Interactions 2012 Quantified Boolean Formulas: Complexity and Expressiveness Uwe Bubeck University of Paderborn 20.11.2012 Outline Introduction Free Variables and Equivalence Complexity Expressiveness

More information

CS 173 Lecture 2: Propositional Logic

CS 173 Lecture 2: Propositional Logic CS 173 Lecture 2: Propositional Logic José Meseguer University of Illinois at Urbana-Champaign 1 Propositional Formulas A proposition is a statement that is either true, T or false, F. A proposition usually

More information

Reasoning about XML with Temporal Logics and Automata

Reasoning about XML with Temporal Logics and Automata Reasoning about XML with Temporal Logics and Automata Leonid Libkin 1 and Cristina Sirangelo 1,2 1 University of Edinburgh 2 LSV, ENS Cachan, INRIA Abstract. We show that problems arising in static analysis

More information

Branching-Time Model Checking of Parametric One-Counter Automata

Branching-Time Model Checking of Parametric One-Counter Automata Branching-Time Model Checking of Parametric One-Counter Automata Stefan Göller 1, Christoph Haase 2, Joël Ouaknine 2, and James Worrell 2 1 Institut für Informatik, Universität Bremen, Germany 2 Department

More information

Robust Controller Synthesis in Timed Automata

Robust Controller Synthesis in Timed Automata Robust Controller Synthesis in Timed Automata Ocan Sankur LSV, ENS Cachan & CNRS Joint with Patricia Bouyer, Nicolas Markey, Pierre-Alain Reynier. Ocan Sankur (ENS Cachan) Robust Control in Timed Automata

More information

Reducing CTL-live Model Checking to Semantic Entailment in First-Order Logic (Version 1)

Reducing CTL-live Model Checking to Semantic Entailment in First-Order Logic (Version 1) 1 Reducing CTL-live Model Checking to Semantic Entailment in First-Order Logic (Version 1) Amirhossein Vakili and Nancy A. Day Cheriton School of Computer Science University of Waterloo Waterloo, Ontario,

More information