PSL Model Checking and Run-time Verification via Testers

Size: px
Start display at page:

Download "PSL Model Checking and Run-time Verification via Testers"

Transcription

1 PSL Model Checking and Run-time Verification via Testers Formal Methods 2006 Aleksandr Zaks and Amir Pnueli New York University

2 Introduction Motivation (Why PSL?) A new property specification language, PSL (also known as IEEE P1850 PSL), has been proposed and accepted by a wide variety of companies. PSL is a language for the specification, verification, and testing of hardware design. PSL combines the power of LTL and regular expressions. expressiveness matches NBA. [ Example: ψ = {aa} b ( c) ] Resulting PSL Model Checking and Run-time Verification via Testers 1

3 Introduction Motivation (Why Testers?) A temporal tester can be viewed as a (non-deterministic) transducer that outputs a boolean value which is 1 iff the corresponding temporal formula holds at the current position. While acceptors, such as Büchi automata, do not compose, testers do. T [ϕ] T [ψ] p q T [p U q] Composition of testers for T [p U q], T [ϕ], and T [ψ] to form T [ϕ U ψ]. PSL Model Checking and Run-time Verification via Testers 2

4 PSL PSL Syntax and Semantics (1/2) The logic PSL is defined with respect to a non-empty set of atomic propositions P and a given set of boolean expressions B over P. Sequential Extended Regular Expressions (SEREs) Every boolean expression b B is an SERE. If r, r 1, and r 2 are SEREs, then the following are SEREs: r 1 ; r 2 concatenation r 1 r 2 or r[ ] consecutive repetition r 1 : r 2 (sequence fusion) r 1 && r 2 (length-matching and ) PSL Model Checking and Run-time Verification via Testers 3

5 PSL PSL Syntax and Semantics (2/2) The semantics of PSL is defined with respect to finite and infinite words over Σ = 2 P {, }. We denote an empty, finite, or infinite word from Σ Σ ω by v. We use v i..j to denote the corresponding sub-word of v and v to represent the word obtained by replacing every with a and vice versa. v ϕ v ϕ v ϕ ψ v ϕ and v ψ v b v = 0 or v 0 = b v X!ϕ v > 1 and v 1.. ϕ v [ϕ U ψ] k < v s.t. v k.. ψ, and j < k, v j.. ϕ v r ϕ j < v s.t. v 0..j r, v j.. ϕ and much more: clocks, abort, branching,... PSL Model Checking and Run-time Verification via Testers 4

6 Our Model Just Discrete Systems (JDS) A JDS D = (V, Θ, R, J, F) consists of: V : A finite set of system variables. A state of the system D provides a typeconsistent interpretation of the system variables V. For a state s and a system variable v V, we denote the value assigned to v by the state s by s[v]. Θ: The initial condition. R(V, V ): The transition relation, which is an assertion that relates the values of the variables in V interpreted by a state s to the values of the variables V in an R-successor state s. J : A set of justice (weak fairness) requirements. For every J J, an infinite computation must include infinitely many states satisfying J. F: The termination condition, which is an assertion specifying the set of final states. PSL Model Checking and Run-time Verification via Testers 5

7 LTL Testers Testers A tester for a formula ϕ is a JDS T ϕ which has a distinguished boolean variable x ϕ such that: For every computation σ : s 0, s 1, s 2,..., of T ϕ and every position i 0, s i [x ϕ ] = 1 iff σ i.. = ϕ For every sequence of σ : s 0, s 1, s 2,...,, there is a corresponding computation σ : s 0, s 1, s 2,..., of T ϕ such that, for each i, s i and s i agree on the interpretation of all ϕ-variables. Intuitively, a tester should be able to correctly interpret x ϕ for any given sequence. Otherwise, the first condition can be trivially satisfied by a JDS that has no computations. PSL Model Checking and Run-time Verification via Testers 6

8 LTL Testers T ( p) = A Tester for V : {p, x ϕ } Θ : 1 R(V, V ) : x ϕ = p J : F : x ϕ p (X!p) It follows almost immediately from the construction that T ( tester for p: p) is indeed a good The soundness of the T ( p) is guaranteed by the transition relation with the exception that we still have a freedom to incorrectly interpret x ϕ at the very last state. This case is handled separately by insisting that every final state must interpret x ϕ as false. The completeness follows from the fact that we do not restrict P variables by the transition relation, and we can always interpret x ϕ properly, by either matching p or setting it to false in the last state. PSL Model Checking and Run-time Verification via Testers 7

9 LTL Testers T (p U q) = A Tester for p U q V : {p, q, x ϕ } Θ : 1 R(V, V ) : x ϕ = ( q (p x ϕ ) ) J : q x ϕ F : x ϕ = q Unlike the previous tester, T (p U q) has a non-empty justice set. A technical reason is that the transition relation allows x ϕ to be continuously set to true without having a single state that actually satisfies q. The situation is ruled out by the justice requirement. PSL Model Checking and Run-time Verification via Testers 8

10 LTL Testers A Tester Recipe Another way to explain the justice requirement is that R ϕ expansion formula for the U (strong until) operator, namely represents an p U q ( q (p [p U q]) ). In general, a good first step when building a tester is to start with an expansion formula. However, the expansion formula alone is usually not sufficient for a proper tester. Indeed, consider the operator W(weak until), defined as p W q (true U p) p U q, which has exactly the same expansion formula, namely p W q ( q (p [p W q]) ). We use justice to differentiate between the two operators. PSL Model Checking and Run-time Verification via Testers 9

11 LTL Testers Building a Tester for an Arbitrary LTL Formula ϕ To build a tester T ϕ : If ϕ is a basic formula ( p or p U q) use the tester construction from the previous slides. Boolean connectives and propositions can be handled in a straightforward way. Otherwise, let ψ be an innermost sub-formula of ϕ. Build a tester T ψ for ψ, with the output variable x ψ. Inductively, build a tester T ϕ[ψ/xψ ] for ϕ[ψ/x ψ ]. T ϕ = T ϕ[ψ/xψ ] T ψ, where denotes synchronous composition. PSL Model Checking and Run-time Verification via Testers 10

12 LTL Testers A tester for ϕ = true U ( [b 1 U b 2 ] b 3 U [b 1 U b 2 ]) We start by identifying ψ = b 1 U b 2 to be the innermost formula and building the corresponding tester T b1 Ub 2. Assume that z is the output variable of the tester T b1 Ub 2. Let α = ϕ[b 1 U b 2 /z]. Note we can perform the substitution twice but there is no need for two testers, which can result in significant savings. After the substitution we obtain α = true U ( z (b 3 U z)). We proceed in similar fashion and build two more testers T z and T b3 Uz with the output variables x and y. After substitutions we obtain a formula β = true U [x y]. Since x y is just a boolean expression, the formula satisfies the condition of the base case and with one more step we finish the construction. The final result can be expressed as: T ϕ = T β T z T b3 Uz T b1 Ub 2, where x ϕ = x β. PSL Model Checking and Run-time Verification via Testers 11

13 LTL Testers Model Checking M for ϕ Construct a tester T ϕ for ϕ. Check if M T ϕ has a (fair) computation, such that s 0 [x ϕ ] = 0. PSL Model Checking and Run-time Verification via Testers 12

14 PSL Testers Building a Tester for ϕ = r ψ v r ψ j < v s.t. v 0..j r, v j.. ψ Our Plan: Build a tester for ψ. Build a grammar for r. Define expansion formula for the operator. Apply double representation approach introduced by Satoru Miyano and Takeshi Hayashi in Alternating Finite Automata on ω-words to define justice requirements. For simplicity, assume that r = {pq}[ ]. The general case is left as an exercise for the reader. PSL Model Checking and Run-time Verification via Testers 13

15 PSL Testers A Tester for ϕ = {pq}[ ] x ψ v {pq}[ ] x ψ j < v s.t. v 0..j {pq}[ ], v j = x ψ The associated right-linear grammar for the SERE {pq}[ ] is given by: V 1 pv 2 V 2 q qv 1 Note that V 1 x ψ p [ V 2 x ψ ] and V 2 x ψ (q x ψ ) (q [ V 1 x ψ ]). V ϕ : {p, q, x ϕ, x ψ, X 1, X 2, Y 1, Y 2 } Θ ϕ : 1 (X 1 = (p X 2)) (X 2 = (q x ψ ) (q X 1)) T ϕ : R ϕ (V, V ) : (Y 1 (p Y 2)) (Y 2 (q x ψ ) (q Y 1)) x ϕ = X 1 J ϕ : { Y 1 Y 2, X 1 = Y 1 X 2 = Y 2 } F ϕ : (X 1 = false) (X 2 = q x ψ ) PSL Model Checking and Run-time Verification via Testers 14

16 Run-time Monitoring with Testers Run-time Monitoring with Testers Assume a reactive system D and a PSL formula ϕ, which formalizes a property that D should satisfy. In order to test the conjecture that D satisfies ϕ, we construct a program M, to which we refer as a monitor, that observes individual behaviors of D. Behaviors of D are fed to the monitor state by state. After observing the finite sequence σ : s 0,..., s k for some k 0, we expect the monitor to be able to answer a subset of the following questions: 1. Does σ satisfy the formula ϕ? 2. Is ϕ negatively determined by σ? That is, is it the case that σ η = ϕ for all finite or infinite completions η. 3. Is ϕ positively determined by σ? That is, is it the case that σ η = ϕ for all finite or infinite completions η? 4. Is ϕ σ monitorable? That is, is it the case that there exists a finite η such that ϕ is positively or negatively determined by σ η. If D is expected to run forever then it is useless to continue monitoring after observing σ such that ϕ is not σ monitorable. PSL Model Checking and Run-time Verification via Testers 15

17 Conclusion Conclusion Our main contribution is extending LTL testers, introduced by Y. Kesten, A. Pnueli, and L. Raviv, to handle full PSL. Our construction is optimal. The size of a tester is exponential in the size of a given formula as long as all grammars are linear for their respective SEREs. The closest work to ours is Automata Construction for PSL by Bustan D., Fisman D. and Havlicek J.. They show how to build a Büchi automaton for a given PSL formula (via alternating Büchi automata). A surprising fact is that we can convert our tester to an automaton that is exactly the same as one produced via alternating automata. We just need to apply a standard conversion from GNBA (Generalized Nondeterministic Büchi Automata) to NBA, and pessimize the resulting automata. It is still advantageous to use testers. For example, a user can manually optimize a tester for a sub-formula and use it everywhere it is needed. PSL Model Checking and Run-time Verification via Testers 16

Chapter 5: Linear Temporal Logic

Chapter 5: Linear Temporal Logic Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.

More information

A Hierarchy for Accellera s Property Specification Language

A Hierarchy for Accellera s Property Specification Language A Hierarchy for Accellera s Property Specification Language Thomas Türk May 1st, 2005 Diploma Thesis University of Kaiserslautern Supervisor: Prof. Dr. Klaus Schneider Vorliegende Diplomarbeit wurde von

More information

Linear Temporal Logic and Büchi Automata

Linear Temporal Logic and Büchi Automata Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata

More information

Structural Contradictions

Structural Contradictions Structural Contradictions Cindy Eisner 1 and Dana Fisman 1,2 1 IBM Haifa Research Laboratory 2 Hebrew University Abstract. We study the relation between logical contradictions such as p p and structural

More information

From Liveness to Promptness

From Liveness to Promptness From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every

More information

Timo Latvala. March 7, 2004

Timo Latvala. March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness Timo Latvala March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness 14-1 Safety Safety properties are a very useful subclass of specifications.

More information

Theoretical Foundations of the UML

Theoretical Foundations of the UML Theoretical Foundations of the UML Lecture 17+18: A Logic for MSCs Joost-Pieter Katoen Lehrstuhl für Informatik 2 Software Modeling and Verification Group moves.rwth-aachen.de/teaching/ws-1718/fuml/ 5.

More information

Symbolic Model Checking Property Specification Language*

Symbolic Model Checking Property Specification Language* Symbolic Model Checking Property Specification Language* Ji Wang National Laboratory for Parallel and Distributed Processing National University of Defense Technology *Joint Work with Wanwei Liu, Huowang

More information

The Safety Simple Subset

The Safety Simple Subset The Safety Simple Subset Shoham Ben-David 1 Dana Fisman 2,3 Sitvanit Ruah 3 1 University of Waterloo 2 Weizmann Institute of Science 3 IBM Haifa Research Lab Abstract. Regular-LTL (RLTL), extends LTL with

More information

T Reactive Systems: Temporal Logic LTL

T Reactive Systems: Temporal Logic LTL Tik-79.186 Reactive Systems 1 T-79.186 Reactive Systems: Temporal Logic LTL Spring 2005, Lecture 4 January 31, 2005 Tik-79.186 Reactive Systems 2 Temporal Logics Temporal logics are currently the most

More information

Temporal logics and explicit-state model checking. Pierre Wolper Université de Liège

Temporal logics and explicit-state model checking. Pierre Wolper Université de Liège Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and

More information

Timo Latvala. February 4, 2004

Timo Latvala. February 4, 2004 Reactive Systems: Temporal Logic LT L Timo Latvala February 4, 2004 Reactive Systems: Temporal Logic LT L 8-1 Temporal Logics Temporal logics are currently the most widely used specification formalism

More information

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct.

Temporal Logic. Stavros Tripakis University of California, Berkeley. We have designed a system. We want to check that it is correct. EE 244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Fall 2016 Temporal logic Stavros Tripakis University of California, Berkeley Stavros Tripakis (UC Berkeley) EE 244, Fall 2016

More information

CS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics

CS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics CS256/Spring 2008 Lecture #11 Zohar Manna Beyond Temporal Logics Temporal logic expresses properties of infinite sequences of states, but there are interesting properties that cannot be expressed, e.g.,

More information

From Liveness to Promptness

From Liveness to Promptness From Liveness to Promptness Orna Kupferman 1, Nir Piterman 2, and Moshe Y. Vardi 3 1 Hebrew University 2 Ecole Polytechnique Fédéral de Lausanne (EPFL) 3 Rice University Abstract. Liveness temporal properties

More information

Temporal Logic Made Practical

Temporal Logic Made Practical Temporal Logic Made Practical Cindy Eisner and Dana Fisman Abstract In the late seventies, Pnueli suggested that functional properties of reactive systems be formally expressed in temporal logic. In order

More information

Alan Bundy. Automated Reasoning LTL Model Checking

Alan Bundy. Automated Reasoning LTL Model Checking Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have

More information

Automata theory. An algorithmic approach. Lecture Notes. Javier Esparza

Automata theory. An algorithmic approach. Lecture Notes. Javier Esparza Automata theory An algorithmic approach Lecture Notes Javier Esparza July 2 22 2 Chapter 9 Automata and Logic A regular expression can be seen as a set of instructions ( a recipe ) for generating the words

More information

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure

Temporal Logic. M φ. Outline. Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness. Ralf Huuck. Kripke Structure Outline Temporal Logic Ralf Huuck Why not standard logic? What is temporal logic? LTL CTL* CTL Fairness Model Checking Problem model, program? M φ satisfies, Implements, refines property, specification

More information

ECE473 Lecture 15: Propositional Logic

ECE473 Lecture 15: Propositional Logic ECE473 Lecture 15: Propositional Logic Jeffrey Mark Siskind School of Electrical and Computer Engineering Spring 2018 Siskind (Purdue ECE) ECE473 Lecture 15: Propositional Logic Spring 2018 1 / 23 What

More information

Chapter 3: Linear temporal logic

Chapter 3: Linear temporal logic INFOF412 Formal verification of computer systems Chapter 3: Linear temporal logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 LTL: a specification

More information

Computer-Aided Program Design

Computer-Aided Program Design Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,

More information

Course Runtime Verification

Course Runtime Verification Course Martin Leucker (ISP) Volker Stolz (Høgskolen i Bergen, NO) INF5140 / V17 Chapters of the Course Chapter 1 Recall in More Depth Chapter 2 Specification Languages on Words Chapter 3 LTL on Finite

More information

A Sound and Complete Deductive System for CTL* Verification

A Sound and Complete Deductive System for CTL* Verification A Sound and Complete Deductive System for CTL* Verification DOV M. GABBAY, King s College, London. E-mail: dov.gabbay@kcl.ac.uk AMIR PNUELI, New York University, Courant Institute. E-mail: amir@cs.nyu.edu

More information

Chapter 5: Linear Temporal Logic

Chapter 5: Linear Temporal Logic Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 91 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.

More information

Synthesis of Designs from Property Specifications

Synthesis of Designs from Property Specifications Synthesis of Designs from Property Specifications Amir Pnueli New York University and Weizmann Institute of Sciences FMCAD 06 San Jose, November, 2006 Joint work with Nir Piterman, Yaniv Sa ar, Research

More information

Augmenting a Regular Expression-Based Temporal Logic with Local Variables

Augmenting a Regular Expression-Based Temporal Logic with Local Variables Augmenting a Regular Expression-Based Temporal Logic with Local Variables Cindy Eisner IBM Haifa Research Laboratory Email: eisner@il.ibm.com Dana Fisman Hebrew University and IBM Haifa Research Laboratory

More information

On simulations and bisimulations of general flow systems

On simulations and bisimulations of general flow systems On simulations and bisimulations of general flow systems Jen Davoren Department of Electrical & Electronic Engineering The University of Melbourne, AUSTRALIA and Paulo Tabuada Department of Electrical

More information

THEORY OF SYSTEMS MODELING AND ANALYSIS. Henny Sipma Stanford University. Master class Washington University at St Louis November 16, 2006

THEORY OF SYSTEMS MODELING AND ANALYSIS. Henny Sipma Stanford University. Master class Washington University at St Louis November 16, 2006 THEORY OF SYSTEMS MODELING AND ANALYSIS Henny Sipma Stanford University Master class Washington University at St Louis November 16, 2006 1 1 COURSE OUTLINE 8:37-10:00 Introduction -- Computational model

More information

Advanced Automata Theory 7 Automatic Functions

Advanced Automata Theory 7 Automatic Functions Advanced Automata Theory 7 Automatic Functions Frank Stephan Department of Computer Science Department of Mathematics National University of Singapore fstephan@comp.nus.edu.sg Advanced Automata Theory

More information

Linear-Time Logic. Hao Zheng

Linear-Time Logic. Hao Zheng Linear-Time Logic Hao Zheng Department of Computer Science and Engineering University of South Florida Tampa, FL 33620 Email: zheng@cse.usf.edu Phone: (813)974-4757 Fax: (813)974-5456 Hao Zheng (CSE, USF)

More information

Chapter 4: Computation tree logic

Chapter 4: Computation tree logic INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification

More information

Helsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66

Helsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66 Helsinki University of Technology Laboratory for Theoretical Computer Science Research Reports 66 Teknillisen korkeakoulun tietojenkäsittelyteorian laboratorion tutkimusraportti 66 Espoo 2000 HUT-TCS-A66

More information

ω-automata Automata that accept (or reject) words of infinite length. Languages of infinite words appear:

ω-automata Automata that accept (or reject) words of infinite length. Languages of infinite words appear: ω-automata ω-automata Automata that accept (or reject) words of infinite length. Languages of infinite words appear: in verification, as encodings of non-terminating executions of a program. in arithmetic,

More information

The State Explosion Problem

The State Explosion Problem The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis

More information

Property Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms

Property Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms Property Checking of Safety- Critical Systems Mathematical Foundations and Concrete Algorithms Wen-ling Huang and Jan Peleska University of Bremen {huang,jp}@cs.uni-bremen.de MBT-Paradigm Model Is a partial

More information

Automata-based Verification - III

Automata-based Verification - III CS3172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20/22: email: howard.barringer@manchester.ac.uk March 2005 Third Topic Infinite Word Automata Motivation Büchi Automata

More information

On Regular Temporal Logics with Past

On Regular Temporal Logics with Past , On Regular Temporal Logics with Past Christian Dax 1, Felix Klaedtke 1, and Martin Lange 2 1 ETH Zurich, Switzerland 2 Ludwig-Maximilians-University Munich, Germany Abstract. The IEEE standardized Property

More information

Revisiting Synthesis of GR(1) Specifications

Revisiting Synthesis of GR(1) Specifications Revisiting Synthesis of GR(1) Specifications Uri Klein & Amir Pnueli Courant Institute of Mathematical Sciences, NYU Haifa Verification Conference, October 2010 What Is Synthesis? Rather than implement

More information

CS256/Winter 2009 Lecture #1. Zohar Manna. Instructor: Zohar Manna Office hours: by appointment

CS256/Winter 2009 Lecture #1. Zohar Manna. Instructor: Zohar Manna   Office hours: by appointment CS256/Winter 2009 Lecture #1 Zohar Manna FORMAL METHODS FOR REACTIVE SYSTEMS Instructor: Zohar Manna Email: manna@cs.stanford.edu Office hours: by appointment TA: Boyu Wang Email: wangboyu@stanford.edu

More information

LTL is Closed Under Topological Closure

LTL is Closed Under Topological Closure LTL is Closed Under Topological Closure Grgur Petric Maretić, Mohammad Torabi Dashti, David Basin Department of Computer Science, ETH Universitätstrasse 6 Zürich, Switzerland Abstract We constructively

More information

Lecture Notes on Emptiness Checking, LTL Büchi Automata

Lecture Notes on Emptiness Checking, LTL Büchi Automata 15-414: Bug Catching: Automated Program Verification Lecture Notes on Emptiness Checking, LTL Büchi Automata Matt Fredrikson André Platzer Carnegie Mellon University Lecture 18 1 Introduction We ve seen

More information

An Introduction to Temporal Logics

An Introduction to Temporal Logics An Introduction to Temporal Logics c 2001,2004 M. Lawford Outline Motivation: Dining Philosophers Safety, Liveness, Fairness & Justice Kripke structures, LTS, SELTS, and Paths Linear Temporal Logic Branching

More information

Automata Construction for PSL

Automata Construction for PSL Automata Construction for Doron Bustan 1 Dana Fisman 2 John Havlicek 1 dbustan@freescale.com dana.fisman@weizmann.ac.il john.havlicek@freescale.com 1 Freescale Semiconductor, Inc. 2 Weizmann Institute

More information

Temporal Logic and Fair Discrete Systems

Temporal Logic and Fair Discrete Systems Temporal Logic and Fair Discrete Systems Nir Piterman and Amir Pnueli Abstract Temporal logic was used by philosophers to reason about the way the world changes over time. Its modern use in specification

More information

Effective Synthesis of Asynchronous Systems from GR(1) Specifications

Effective Synthesis of Asynchronous Systems from GR(1) Specifications Effective Synthesis of Asynchronous Systems from GR(1) Specifications Courant Institute of Mathematical Sciences, NYU - Technical Report TR2011-944 (an extended version of a VMCAI 12 paper) Uri Klein 1,

More information

Automata-Theoretic Model Checking of Reactive Systems

Automata-Theoretic Model Checking of Reactive Systems Automata-Theoretic Model Checking of Reactive Systems Radu Iosif Verimag/CNRS (Grenoble, France) Thanks to Tom Henzinger (IST, Austria), Barbara Jobstmann (CNRS, Grenoble) and Doron Peled (Bar-Ilan University,

More information

Büchi Automata and Linear Temporal Logic

Büchi Automata and Linear Temporal Logic Büchi Automata and Linear Temporal Logic Joshua D. Guttman Worcester Polytechnic Institute 18 February 2010 Guttman ( WPI ) Büchi & LTL 18 Feb 10 1 / 10 Büchi Automata Definition A Büchi automaton is a

More information

Introduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either

Introduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action

More information

a Hebrew University b Weizmann Institute c Rice University

a Hebrew University b Weizmann Institute c Rice University Once and For All Orna Kupferman a, Amir Pnueli b,1, Moshe Y. Vardi c a Hebrew University b Weizmann Institute c Rice University Abstract It has long been known that past-time operators add no expressive

More information

Automata-based Verification - III

Automata-based Verification - III COMP30172: Advanced Algorithms Automata-based Verification - III Howard Barringer Room KB2.20: email: howard.barringer@manchester.ac.uk March 2009 Third Topic Infinite Word Automata Motivation Büchi Automata

More information

Introduction to Model Checking. Debdeep Mukhopadhyay IIT Madras

Introduction to Model Checking. Debdeep Mukhopadhyay IIT Madras Introduction to Model Checking Debdeep Mukhopadhyay IIT Madras How good can you fight bugs? Comprising of three parts Formal Verification techniques consist of three parts: 1. A framework for modeling

More information

Automata, Logic and Games: Theory and Application

Automata, Logic and Games: Theory and Application Automata, Logic and Games: Theory and Application 1. Büchi Automata and S1S Luke Ong University of Oxford TACL Summer School University of Salerno, 14-19 June 2015 Luke Ong Büchi Automata & S1S 14-19 June

More information

Lecture Notes on Inductive Definitions

Lecture Notes on Inductive Definitions Lecture Notes on Inductive Definitions 15-312: Foundations of Programming Languages Frank Pfenning Lecture 2 September 2, 2004 These supplementary notes review the notion of an inductive definition and

More information

Chapter 6: Computation Tree Logic

Chapter 6: Computation Tree Logic Chapter 6: Computation Tree Logic Prof. Ali Movaghar Verification of Reactive Systems Outline We introduce Computation Tree Logic (CTL), a branching temporal logic for specifying system properties. A comparison

More information

Linear-time Temporal Logic

Linear-time Temporal Logic Linear-time Temporal Logic Pedro Cabalar Department of Computer Science University of Corunna, SPAIN cabalar@udc.es 2015/2016 P. Cabalar ( Department Linear oftemporal Computer Logic Science University

More information

Automata on Infinite words and LTL Model Checking

Automata on Infinite words and LTL Model Checking Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of

More information

Synthesis of Reactive(1) Designs

Synthesis of Reactive(1) Designs Synthesis of Reactive(1) Designs Roderick Bloem a, Barbara Jobstmann b, Nir Piterman c, Amir Pnueli, Yaniv Sa ar d a Graz University of Technology, Austria b CNRS/Verimag, France c Imperial College London,

More information

Model Checking of Safety Properties

Model Checking of Safety Properties Model Checking of Safety Properties Orna Kupferman Hebrew University Moshe Y. Vardi Rice University October 15, 2010 Abstract Of special interest in formal verification are safety properties, which assert

More information

Lecture Notes on Inductive Definitions

Lecture Notes on Inductive Definitions Lecture Notes on Inductive Definitions 15-312: Foundations of Programming Languages Frank Pfenning Lecture 2 August 28, 2003 These supplementary notes review the notion of an inductive definition and give

More information

Classes and conversions

Classes and conversions Classes and conversions Regular expressions Syntax: r = ε a r r r + r r Semantics: The language L r of a regular expression r is inductively defined as follows: L =, L ε = {ε}, L a = a L r r = L r L r

More information

Extending temporal logic with!-automata Thesis for the M.Sc. Degree by Nir Piterman Under the Supervision of Prof. Amir Pnueli Department of Computer

Extending temporal logic with!-automata Thesis for the M.Sc. Degree by Nir Piterman Under the Supervision of Prof. Amir Pnueli Department of Computer Extending temporal logic with!-automata Thesis for the M.Sc. Degree by Nir Piterman Under the Supervision of Prof. Amir Pnueli Department of Computer Science The Weizmann Institute of Science Prof. Moshe

More information

Applied Automata Theory

Applied Automata Theory Applied Automata Theory Roland Meyer TU Kaiserslautern Roland Meyer (TU KL) Applied Automata Theory (WiSe 2013) 1 / 161 Table of Contents I 1 Regular Languages and Finite Automata Regular Languages Finite

More information

2. Elements of the Theory of Computation, Lewis and Papadimitrou,

2. Elements of the Theory of Computation, Lewis and Papadimitrou, Introduction Finite Automata DFA, regular languages Nondeterminism, NFA, subset construction Regular Epressions Synta, Semantics Relationship to regular languages Properties of regular languages Pumping

More information

On the Succinctness of Nondeterminizm

On the Succinctness of Nondeterminizm On the Succinctness of Nondeterminizm Benjamin Aminof and Orna Kupferman Hebrew University, School of Engineering and Computer Science, Jerusalem 91904, Israel Email: {benj,orna}@cs.huji.ac.il Abstract.

More information

Failure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications

Failure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications Failure Diagnosis of Discrete Event Systems With Linear-Time Temporal Logic Specifications Shengbing Jiang and Ratnesh Kumar Abstract The paper studies failure diagnosis of discrete event systems with

More information

On the Characterization of Until as a Fixed Point Under Clocked Semantics

On the Characterization of Until as a Fixed Point Under Clocked Semantics On the Characterization of Until as a Fixed Point Under Clocked Semantics Dana Fisman 1,2 1 Hebrew University 2 IBM Haifa Research Lab Abstract. Modern hardware designs are typically based on multiple

More information

Chapter 5: Linear Temporal Logic

Chapter 5: Linear Temporal Logic Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Outline n n We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.

More information

Sanjit A. Seshia EECS, UC Berkeley

Sanjit A. Seshia EECS, UC Berkeley EECS 219C: Computer-Aided Verification Explicit-State Model Checking: Additional Material Sanjit A. Seshia EECS, UC Berkeley Acknowledgments: G. Holzmann Checking if M satisfies : Steps 1. Compute Buchi

More information

First-order resolution for CTL

First-order resolution for CTL First-order resolution for Lan Zhang, Ullrich Hustadt and Clare Dixon Department of Computer Science, University of Liverpool Liverpool, L69 3BX, UK {Lan.Zhang, U.Hustadt, CLDixon}@liverpool.ac.uk Abstract

More information

Büchi Automata and their closure properties. - Ajith S and Ankit Kumar

Büchi Automata and their closure properties. - Ajith S and Ankit Kumar Büchi Automata and their closure properties - Ajith S and Ankit Kumar Motivation Conventional programs accept input, compute, output result, then terminate Reactive program : not expected to terminate

More information

Guest lecturer: Mark Reynolds, The University of Western Australia. May 7, 2014

Guest lecturer: Mark Reynolds, The University of Western Australia. May 7, 2014 Università degli studi di Udine Laurea Magistrale: Informatica Lectures for April/May 2014 La verifica del software: temporal logic Lecture 03 LTL tableau continued Guest lecturer: Mark Reynolds, The University

More information

Computation Tree Logic (CTL) & Basic Model Checking Algorithms

Computation Tree Logic (CTL) & Basic Model Checking Algorithms Computation Tree Logic (CTL) & Basic Model Checking Algorithms Martin Fränzle Carl von Ossietzky Universität Dpt. of Computing Science Res. Grp. Hybride Systeme Oldenburg, Germany 02917: CTL & Model Checking

More information

Canonical Calculi: Invertibility, Axiom expansion and (Non)-determinism

Canonical Calculi: Invertibility, Axiom expansion and (Non)-determinism Canonical Calculi: Invertibility, Axiom expansion and (Non)-determinism A. Avron 1, A. Ciabattoni 2, and A. Zamansky 1 1 Tel-Aviv University 2 Vienna University of Technology Abstract. We apply the semantic

More information

Introduction to Logic in Computer Science: Autumn 2006

Introduction to Logic in Computer Science: Autumn 2006 Introduction to Logic in Computer Science: Autumn 2006 Ulle Endriss Institute for Logic, Language and Computation University of Amsterdam Ulle Endriss 1 Plan for Today Today s class will be an introduction

More information

Regular Linear Temporal Logic

Regular Linear Temporal Logic Regular Linear Temporal Logic Martin Leucker 1 and César Sánchez 2,3 1 Institut für Informatik TU München, Germany 2 Computer Science Department Stanford University, Stanford, USA 3 Computer Engineering

More information

The algorithmic analysis of hybrid system

The algorithmic analysis of hybrid system The algorithmic analysis of hybrid system Authors: R.Alur, C. Courcoubetis etc. Course teacher: Prof. Ugo Buy Xin Li, Huiyong Xiao Nov. 13, 2002 Summary What s a hybrid system? Definition of Hybrid Automaton

More information

Temporal Logic Model Checking

Temporal Logic Model Checking 18 Feb, 2009 Thomas Wahl, Oxford University Temporal Logic Model Checking 1 Temporal Logic Model Checking Thomas Wahl Computing Laboratory, Oxford University 18 Feb, 2009 Thomas Wahl, Oxford University

More information

Applied Logic. Lecture 1 - Propositional logic. Marcin Szczuka. Institute of Informatics, The University of Warsaw

Applied Logic. Lecture 1 - Propositional logic. Marcin Szczuka. Institute of Informatics, The University of Warsaw Applied Logic Lecture 1 - Propositional logic Marcin Szczuka Institute of Informatics, The University of Warsaw Monographic lecture, Spring semester 2017/2018 Marcin Szczuka (MIMUW) Applied Logic 2018

More information

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization

EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization EECS 144/244: Fundamental Algorithms for System Modeling, Analysis, and Optimization Discrete Systems Lecture: Automata, State machines, Circuits Stavros Tripakis University of California, Berkeley Stavros

More information

Automata, Logic and Games: Theory and Application

Automata, Logic and Games: Theory and Application Automata, Logic and Games: Theory and Application 2 Parity Games, Tree Automata, and S2S Luke Ong University of Oxford TACL Summer School University of Salerno, 14-19 June 2015 Luke Ong S2S 14-19 June

More information

Foundations of Informatics: a Bridging Course

Foundations of Informatics: a Bridging Course Foundations of Informatics: a Bridging Course Week 3: Formal Languages and Semantics Thomas Noll Lehrstuhl für Informatik 2 RWTH Aachen University noll@cs.rwth-aachen.de http://www.b-it-center.de/wob/en/view/class211_id948.html

More information

LTL and CTL. Lecture Notes by Dhananjay Raju

LTL and CTL. Lecture Notes by Dhananjay Raju LTL and CTL Lecture Notes by Dhananjay Raju draju@cs.utexas.edu 1 Linear Temporal Logic: LTL Temporal logics are a convenient way to formalise and verify properties of reactive systems. LTL is an infinite

More information

Bridging the Gap Between Fair Simulation and Trace Inclusion

Bridging the Gap Between Fair Simulation and Trace Inclusion Bridging the Gap Between Fair Simulation and Trace Inclusion Yonit Kesten a Nir Piterman b,,1 Amir Pnueli b a Department of Communication Systems Engineering, Ben Gurion University, Beer-Sheva, Israel.

More information

From Monadic Second-Order Definable String Transformations to Transducers

From Monadic Second-Order Definable String Transformations to Transducers From Monadic Second-Order Definable String Transformations to Transducers Rajeev Alur 1 Antoine Durand-Gasselin 2 Ashutosh Trivedi 3 1 University of Pennsylvania 2 LIAFA, Université Paris Diderot 3 Indian

More information

Model Checking Algorithms

Model Checking Algorithms Model Checking Algorithms Bow-Yaw Wang Institute of Information Science Academia Sinica, Taiwan November 14, 2018 Bow-Yaw Wang (Academia Sinica) Model Checking Algorithms November 14, 2018 1 / 56 Outline

More information

Lecture 11 Safety, Liveness, and Regular Expression Logics

Lecture 11 Safety, Liveness, and Regular Expression Logics Lecture 11 Safety, Liveness, and Regular Expression Logics Safety and Liveness Regular Expressions w-regular Expressions Programs, Computations, and Properties Guarantee, Response, and Persistance Properties.

More information

The Expressiveness of Metric Temporal Logic II:

The Expressiveness of Metric Temporal Logic II: The Expressiveness of Metric Temporal Logic II: This time it s irrational! Paul Hunter Université Libre de Bruxelles (Joint work with Joël Ouaknine and James Worrell) Université Libre de Bruxelles, March

More information

DESCRIPTIONAL COMPLEXITY OF NFA OF DIFFERENT AMBIGUITY

DESCRIPTIONAL COMPLEXITY OF NFA OF DIFFERENT AMBIGUITY International Journal of Foundations of Computer Science Vol. 16, No. 5 (2005) 975 984 c World Scientific Publishing Company DESCRIPTIONAL COMPLEXITY OF NFA OF DIFFERENT AMBIGUITY HING LEUNG Department

More information

Syntax and Semantics of Propositional Linear Temporal Logic

Syntax and Semantics of Propositional Linear Temporal Logic Syntax and Semantics of Propositional Linear Temporal Logic 1 Defining Logics L, M, = L - the language of the logic M - a class of models = - satisfaction relation M M, ϕ L: M = ϕ is read as M satisfies

More information

Propositional and Predicate Logic - IV

Propositional and Predicate Logic - IV Propositional and Predicate Logic - IV Petr Gregor KTIML MFF UK ZS 2015/2016 Petr Gregor (KTIML MFF UK) Propositional and Predicate Logic - IV ZS 2015/2016 1 / 19 Tableau method (from the previous lecture)

More information

October 6, Equivalence of Pushdown Automata with Context-Free Gramm

October 6, Equivalence of Pushdown Automata with Context-Free Gramm Equivalence of Pushdown Automata with Context-Free Grammar October 6, 2013 Motivation Motivation CFG and PDA are equivalent in power: a CFG generates a context-free language and a PDA recognizes a context-free

More information

Tecniche di Specifica e di Verifica. Automata-based LTL Model-Checking

Tecniche di Specifica e di Verifica. Automata-based LTL Model-Checking Tecniche di Specifica e di Verifica Automata-based LTL Model-Checking Finite state automata A finite state automaton is a tuple A = (Σ,S,S 0,R,F) Σ: set of input symbols S: set of states -- S 0 : set of

More information

Lecture 9 Synthesis of Reactive Control Protocols

Lecture 9 Synthesis of Reactive Control Protocols Lecture 9 Synthesis of Reactive Control Protocols Nok Wongpiromsarn Singapore-MIT Alliance for Research and Technology Richard M. Murray and Ufuk Topcu California Institute of Technology EECI, 16 May 2012

More information

An Introduction to Modal Logic III

An Introduction to Modal Logic III An Introduction to Modal Logic III Soundness of Normal Modal Logics Marco Cerami Palacký University in Olomouc Department of Computer Science Olomouc, Czech Republic Olomouc, October 24 th 2013 Marco Cerami

More information

Relational Interfaces and Refinement Calculus for Compositional System Reasoning

Relational Interfaces and Refinement Calculus for Compositional System Reasoning Relational Interfaces and Refinement Calculus for Compositional System Reasoning Viorel Preoteasa Joint work with Stavros Tripakis and Iulia Dragomir 1 Overview Motivation General refinement Relational

More information

Minimization of Tree Automata

Minimization of Tree Automata Universität des Saarlandes Naturwissenschaftlich-Technische Fakultät 1 Fachrichtung Informatik Bachelor-Studiengang Informatik Bachelor s Thesis Minimization of Tree Automata submitted by Thomas von Bomhard

More information

Impartial Anticipation in Runtime-Verification

Impartial Anticipation in Runtime-Verification Impartial Anticipation in Runtime-Verification Wei Dong 1, Martin Leucker 2, and Christian Schallhart 2 1 School of Computer, National University of Defense Technology, P.R.China 2 Institut für Informatik,

More information

First-Order Logic. Chapter Overview Syntax

First-Order Logic. Chapter Overview Syntax Chapter 10 First-Order Logic 10.1 Overview First-Order Logic is the calculus one usually has in mind when using the word logic. It is expressive enough for all of mathematics, except for those concepts

More information

Lecture 16: Computation Tree Logic (CTL)

Lecture 16: Computation Tree Logic (CTL) Lecture 16: Computation Tree Logic (CTL) 1 Programme for the upcoming lectures Introducing CTL Basic Algorithms for CTL CTL and Fairness; computing strongly connected components Basic Decision Diagrams

More information