Development of low cost set up for anodic bonding and its characterization
|
|
- Joanna Anderson
- 6 years ago
- Views:
Transcription
1 Indian Journal of Pure & Applied Physics Vol. 46, October 2008, pp Development of low cost set up for anodic bonding and its characterization C C Tripathi +, Shruti Jain +, Pawan Joshi +, S C Sood + & Dinesh Kumar* + Ambala College of Engineering. & Applied Research, Devasthli, Ambala + jain.shruti15@gmail.com *Electronic Science Department, Kurukshetra University, Kurukshetra Received 3 September 2007; revised 3 January 2008; accepted 3 April 2008 A low cost experimental set- up for anodic bonding has been developed indigenously in the college laboratory and glass silicon bonding parameters characterized. Anodic bonding between silicon and glass substrates has been characterized in detail. The effects of magnitude of the applied voltage on the time required for complete bonding have also been investigated. The effect of voltage, point contact, bond strength and electrostatic force in anodic wafer bonding process has also been analyzed. The glass to silicon bonding at 1150V, 450ºC has been successfully performed. This enables simple, but highly accurate, alignment of pre-patterned glass and silicon wafers. Fabricated devices have wide benefits like glass transparency at optical wavelengths Keywords: Low cost set-up, Silicon glass bonding 1 Introduction Wafer bonding is one of the key process steps for the construction and packaging of micro electro mechanical systems (MEMS). It is also a cost effective method for zero level MEMS packaging, and it has increasingly become a key technology for material integration in various areas of MEMS, microelectronics and opto-electronics. The manufacturers of MEMS, require wafer level bonding of one silicon wafer to another silicon substrate or a glass wafer. This provides the first level packaging solution that makes these processes economically viable. Different wafer bonding approaches are currently used in MEMS industry: Fusion, adhesive, eutectic, anodic, solder bonding etc 1,2. Fusion bonding process requires a high temperature annealing, which is not always suitable for the devices with aluminium or copper integrated circuits. Also adhesive bonding been non-hermetic, more emphasis is being laid on low temperature bonding, which being not only reduces process cost and time, but also minimize bonding induced stress and warp age after cooling. Anodic bonding is one of the most used wafer level packaging procedures and the most robust process. This process is being widely used for bonding glass substrate to other conductive materials due to its good bond quality. It can serve as a hermetic and mechanical connection between glass and metal substrates or a connection between glass and semiconductor substrate 3,4. Anodic bonding, which is also called field assisted thermal bonding or electrostatic bonding, is commonly used for adhesive free bonding of glass to silicon. This technique is used to join glass with metals and semiconductors at temperature well below the softening point of the glass 5. In view of the large efforts for the development of MEMS devices to take advantage of micro fabrication technique, a new thrust has been generated to initiate work in the field of MEMS devices. This has led to the development of low cost set-up for fabrication of MEMS devices, which are dimensionally not very critical. In this paper, we present the development strategy of a low cost anodic bonding set-up using locally available equipments and facilities. The anodic bonding process for silicon substrates and glass materials has been investigated in detail. Firstly, the time needed for a complete bonding (thereafter as bonding performance) at different applied voltages has been evaluated. Effect of point contact, bond strength and electrostatic force have also been analyzed. The electrostatic force depends not only on the applied voltage, but also on other factors such as the bonding temperature and the sodium content in the glass wafer. The gap between the two wafers has a significant effect on the magnitude of electrostatic
2 TRIPATHI et al.: LOW COST SET UP FOR ANODIC BONDING 739 force, which implies that the bond quality through the anodic bonding technique heavily relies on the surface smoothness. This conclusion has been confirmed experimentally. 2 Experimental Details 2.1 Experimental set-up The bonding system comprises of a dc power supply, electrodes and temperature controlled workstation as shown in Fig. 1. A low cost set- up using laboratory hot plate (550 W) AC mains and klystron power supply (500 Volts, 40 ma) three numbers are connected in series to get the required voltage available. Equipments available in Microwave laboratory of Electronics and Communication Engineering discipline with slight modifications in the hot plate and electrode assembly was used to perform the anodic bonding. The hot plate was modified with PID type temperature controller and chrome alumel thermocouple to monitor the temperature of silicon wafers to be bonded. Different types of electrodes were designed and tested before reaching the final plum type cathode electrodes designed and fabricated in college mechanical workshop. These enable anodic bonding using indigenously developed low cost equipment. Pre-cleaned silicon and glass substrates were sandwiched. Then, the aluminium bars and screws were used to fix the bonding pair including the electrodes. The assembly was heated at different temperatures and a dc voltage was applied to the electrodes, ensuring a positive electrode potential on the silicon side with respect to the glass. 2.2 Wafer preparation and pre-cleaning The silicon wafers used in the study were 1, boron doped <100> silicon with a resistivity in the range 2-10 Ω-cm. The glass wafers tried were ordinary microscope glass slides, optical glass and commonly used pyrex borosilicate glass. The optical flatness of the glass surface was of the order of λ, λ/4, 50 λ (λ=0.55 micron) for glass slides, optical glass and one of the pyrex glass, respectively. The thicknesses of both silicon wafer and glass wafer are of the order of 500µm and 1500 micron, respectively. Prior to alignment, the surfaces of the silicon and glass wafers were cleaned in the solution of sulphuric acid and hydrogen peroxide. A solution of hydrogen peroxide and sulphuric acid in the ratio of 1:3 was prepared and samples were dipped in for 10 min, then rinsed in hot distilled water for 5 min and then rinsed in cold distilled water for 5 min. Next dipped in methanol and finally, dried before mounting for bonding. 2.3 Glass to silicon bonding To bond silicon wafer and glass in an anodic bonding process, the cleaned silicon and glass were sandwiched to each other and kept at the hot plate as shown in Fig. 2. The temperature of the hot plate was slowly raised to keep it in bonding temperature range i.e. from 400 to 450 C and then voltage was applied. The bonding voltage was varied and it was dependent upon silicon, glass surface quality, surface preparation and temperature of the hot plate along with sodium content in the glass selected for bonding. However, low temperature bonding between 400 to 450 C is most suitable for all pre-fabricated devices on silicon. The placing of the silicon and glass to be bonded, should be such that the silicon wafer is electrically connected to the anode and the glass to the cathode. Fig. 1 Schematic drawing of the typical apparatus used in the anodic bonding Fig. 2 Experimental set up for anodic bonding
3 740 INDIAN J PURE & APPL PHYS, VOL 46, OCTOBER 2008 Accordingly, the glass wafer was kept on the top and the silicon wafer was kept at the bottom. The temperature was observed by thermocouple attached to the hot plate, which is controlled by temperature controller. The hot plate operating temperature was kept near the glass-softening point, but below its melting point. The bonding process was observed to be complete within min. 2.4 Bonding mechanism To understand how silicon wafer and glass stick together in an anodic bonding process, we must know the element that makes up silicon and the glass that are used in the bonding. Experiments showed that the elements that make up the glass to be bonded (pyrex borosilicate glass or pyrex) have sodium oxide (Na 2 O). It was found that there is a content of 3.5 per cent of sodium oxide in the pyrex. When the silicon wafer and the pyrex are put together and placed at the anodic bonding set-up and heat is added, at a certain temperature the pyrex is hot enough and becomes soft. Since the pyrex is softened, an applied voltage produces an electric field between the silicon wafer and the pyrex. The electric field exists because the applied voltage makes the presence of the mobile metal ions to exploit to the high negative voltage of the pyrex. The high negative voltage pulls most of the positive metal sodium ions (Na+) to the top, attracting them and neutralizing them. As a result, the positive ions move away to the cathode leaving behind permanent negative ions. These permanent negative ions then form a depletion region between the silicon wafer and the pyrex as shown in Fig. 3. This depletion region gives rise to a large electric field, which is between the silicon wafer and the pyrex. As a result of the electric field, the silicon wafer and the pyrex are pulled into contact, the strong electrostatic attraction between the Fig. 3 Schematic showing the joining of silicon wafer and pyrex in anodic bonding silicon wafer and glass wafers, fixing them firmly in place. Increasing the bonding temperatures up to 450 C, can further enhance the mobility of these positive ions. In addition, the electric field makes oxygen from the glass to transport to the glass-silicon interface where it combines with silicon to form SiO 2, creating the permanent bond that bonds the silicon and glass together. Hence, the following assumption is made. The oxygen ions carrying negative charges are assumed to be evenly distributed in the glass wafer and sodium ions are neutralized at the surface once they reach the cathode. This assumption is based on the fact that the oxygen is tightly bonded to the glass networking structure in the glass wafer and there is no free oxygen ion available for movement. 3 Results and Disscusion 3.1 Bonding of different types of glass with silicon Bonding of different types of glass like soda lime glass, optical glass, and pyrex glass with silicon at different temperatures and voltages has been done. Most suitable temperature and voltage values for soda-lime glass are 300 C, 480V but cracks are not controllable, which start appearing during cooling process at temperature of 96 C. Also even if a small portion is left unbonded, the bonds start breaking. Same situation of cracks is there with optical glasses. In case of pyrex glass, there were no cracks at all. A strong and non-reversible bonding has been observed at 1150V, 450 C for optically flat glass to silicon bonding. It is because the thermal expansion coefficient (TEC) of the used pyrex glass wafer is very similar to the TEC of silicon. 3.2 Effect of applied voltage Fig. 4 shows that the required bonding time drops significantly as the applied voltage increases from 700 to 1150 V. This may be as follows: With respect to the bonding mechanism at an elevated temperature, Na+ ions in the glass become so mobile that they are attracted towards the cathode as a result of the applied voltage. This leaves behind relatively immobile oxygen anions at the glass side of the silicon-glass interface, at which a space charge region is formed. This in turn creates an equivalent positive image charge on the silicon side of the silicon-glass interface resulting in a high electric field magnitude of 10 6 V cm -1 across the silicon-glass interface. Under the high electric field, oxygen anions drift away from the Na+ depletion region to the silicon surface. As this
4 TRIPATHI et al.: LOW COST SET UP FOR ANODIC BONDING 741 Fig. 4 Plot of bonding time versus applied voltage for p-type silicon and pyrex glass happens, oxidation of silicon by the oxygen anions is presumed to occur and a thin oxide layer is formed at the interface, which contributes to the migration of the bonding front. However, at a small applied voltage, i.e. a reduced electric field, the drift velocity and the kinetic energy possessed by the oxygen anions cannot sustain a high oxidation rate at the bonding front of the silicon-glass interface, thus, a longer bonding time is required. As the electric field becomes negligible, reaction is extinguished at the interface and no bonding can be achieved. We have observed that in the absence of an electric field, there is no indication of bonding. A large electric field is applied across the joint, which causes an extremely strong bond to form between the two materials.fig. 5 shows a glass plate bonded over a cavity etched into a silicon wafer using anisotropic etching and Fig. 4 shows the plot of bonding time versus applied voltage for p-type silicon and pyrex glass. The bonding current as a function of time is shown in Fig. 6. The results show that the current rises rapidly at the beginning of the bonding. It indicates that the surge of Na+ ions drift to the cathode to generate a current in the circuit. As the migration of Na+ continues, the accumulation of positive charge repels the incoming ions and the current density decreases to an almost steady value. Bonding was done at 1150V for min. If the bonding voltage is decreased the bonding time increases. It has been observed that bonding depends not only upon the voltage, temperature and time but it also depends upon surface uniformity. Bonding voltage and time are considerably reduced in case of optically flat surf 3.3 Effect of point cathode contact The results indicate that point contact electrode configuration provides excellent bonding uniformity Fig. 5 Silicon and glass bonding Fig. 6 Plot of current as a function of time Table 1 Bonding voltage and time Bonding voltage (V) Bonding time (min) as compared to flat contact configuration. Table 1 shows the experimental parameters under which various material combinations were successfully bonded. It was found that bonding time depends upon the applied voltage, temperature and cathode electrode contact configuration (flat/point). Tabulated values also show that bonding time strongly depends on the contact configuration. Bonding, using point cathode electrode contact 6, is much faster as
5 742 INDIAN J PURE & APPL PHYS, VOL 46, OCTOBER 2008 compared to flat cathode electrode contact. It was observed that silicon and pyrex glass bonding takes about one eighth of the time while using point contact as compared to flat contact. Point cathodes, usually the end of a stiff wire, are commonly used in anodic bonding to make electrical contact to the glass. In the experimental studies of anodic bonding, point cathode allows researchers to view the glass-silicon interface through the glass during bonding. A point cathode also causes anodic bonding to spread radially outwards from a spot beneath the point cathode. This radial progression of the bonding front prevents any air between the glass and metal members from being trapped at the interface during the bonding process. 3.4 Bond strength The bond strength obtained in this study is comparable to that (from 5 to 25 MPa) of wafers bonded using higher bonding temperatures by other researchers 7,8. The bond strength increases with an increase in the bonding temperature and voltage. It is believed that glass is annealed during bonding process and the fracture strength of the glass improves. It is observed that the fracture invariably occurs inside the glass substrate. The crack is initiated and propagates in the glass. Occasionally, the crack extends into the silicon wafer through the interface without damaging the bond. This is a demonstration of the quality of the bond. The reactive phenomenon at the interface is largely dependent on the bonding temperature since temperature is a major driving force of ion mobility and atomic diffusion. High bonding temperatures introduce higher energy, drift more oxygen anions to the interface, enhance the diffusion of oxygen into silicon and finally promote greater reaction in the interface. A higher voltage produces a higher electric field, which increases the drift velocity of the sodium and potassium ions. Higher voltage also accelerates the decomposition of the sodium ions from the lattice matrix and contributes to a larger depletion region of the alkaline ions. A larger depletion region enhances the electrostatic force and promoted the bond. This seems to be the likely reason for the higher bond strength. For bonding temperatures higher than 400 C, high bonding strengths (above pyrex toughness) were obtained; the pyrex itself broke before it was debonded. This observation was confirmed by the blade test. The bondings performed at temperatures lower than 400ºC exhibited weak mechanical properties. However, the strength of the samples bonded at 450ºC increased to a value higher than the pyrex toughness. 3.5 Influence of electrostatic force High temperatures generate high ion mobility in the glass substrate. As the temperature is raised, the resistivity of glass decreases exponentially. A rapid build up of the space charge occurs at the interface, giving rise to electrostatic forces, which pull the two wafers into intimate contact. Therefore, high temperatures cause high current and result in good bond quality. At high temperatures, more ions decompose from Na 2 O and K 2 O to migrate to the cathode. The equilibrium state is easily obtained and the transition period is shorter. A higher applied voltage is expected to increase the mobility of the Na+ ions. A higher voltage produces a higher electric field. The higher electric field increases the drift velocity of the sodium ions. Higher voltage also accelerates the detachment of the sodium ions from the lattice matrix and contributes to the concentration of free sodium ions. This is the likely reason for the shorter time required to establish the equilibrium state. Therefore, a higher applied voltage can generate more free sodium ions and subsequently, contribute to a larger electrostatic force. The temperature is a dominant factor, which affects the electrostatic force, which causes the firm contact of two wafer surfaces, facilitating the bonding reaction to occur. The voltage is also significant for the control of the maximum electrostatic force. The bonding temperature, applied voltage and bonding time have an obvious complementary relationship for a certain electrostatic force needed for chemical reaction between silicon and glass wafers. 4 Application to Microsystems Different applications of metal to glass anodic bonding have been reported recently in the field of Microsystems technologies 9,10. Metal to glass anodic bonding has been used to integrate robust fluidic interconnects to a piezoresistive silicon/pyrex liquid flow sensor 11. Moreover, in case of silicon piezoresistive sensors, metal to glass anodic bonding is foreseen to have applications in the packaging field of pressure sensors operating in harsh environments. In the case of titanium, its biocompatible property combined with its assembling to pyrex materials in which micro channels can be structured, make it a good candidate to be used in biocompatible micro
6 TRIPATHI et al.: LOW COST SET UP FOR ANODIC BONDING 743 fluidic systems. Anodic bonding of pyrex can also be successfully performed on thin metallic films. An application of this technology is the encapsulation under vacuum of quartz resonators. Pyrex caps are bonded on thin metallic films forming the electrodes of the resonators. Anodic bonding is gaining significance in Micro-Total-Analysis Systems (µtas) and in miniaturized biological reactors because of its promising use in sealing silicon and glass based micro fluidic devices. The bonding technique can be broadly applied in the fabrication of sensors, actuators, microstructures, 3D integrated circuits and optoelectronics devices. The recent developments in the bonding technique have made the micro mechanical design more flexible. 5 Conclusion We have successfully bonded silicon with glass at 1150V, 450 C in min. It was found that bonding time depends upon the applied voltage, temperature and design of the cathode electrode and the flatness of the surfaces to be bonded. Temperature plays the major role as the mobility of the ions increases and bonding takes less time. Acknowledgement The authors would like to thank Director, Dr. Anil Joshi, ACE & AR, Devasthali, for his constant encouragement during the course of this work. The authors also wish to acknowledge and extend thanks to Sh Nalini Kant mentor of the college without whose support and encouragement the work would not have been possible. We also extend our sincere thanks to our worthy Chairman, Dr Jaidev for his kind support and motivation. The authors are also thankful to Director, CEERI, Pilani, for providing pyrex wafers used in the experiment. References 1 Schmidt M A, Proceedings of the IEEE, 86 (1998) Chen M, Yuan L & Liu S, Sensors and Actuators, (2006). 3 Rogers T & Kowal J, Sensors and Actuators A, (1995) Cheng Y T, Lin L & Najafi K, J Micro- electro Mechanical Systems, 10 (2001) Madou M J, Fundamentals of Micro fabrication, the science of Miniaturization, second edition, (CRC Press, New York), Waris M & Ahmed M, Appl Surface Sci, 252 (2006) Cozma A & Puers B, J Micromech Microeng, 5 (1995) Lee T M H, Hsing I M & Liaw C Y N, J Micro Electro Mech System, 9 (2000) Blom M T, Chmela E, Gardeniers J G E, Berenschot J W, Elwenspoek M, Tijssen R & Van den Berg A, J Micromech Microeng, 11 (2001) Sim D Y, Kurabayashi T & Esashi M, J Micromech Microeng, 6 (1996) Weber P, Briand D & De Rooij N F, Proceedings of Euro sensors XVI, Prague, The Czech Republic, (2002) 282.
Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU
Outline 1 Introduction 2 Basic IC fabrication processes 3 Fabrication techniques for MEMS 4 Applications 5 Mechanics issues on MEMS 2. Basic IC fabrication processes 2.1 Deposition and growth 2.2 Photolithography
More informationDEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD
Chapter 4 DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD 4.1 INTRODUCTION Sputter deposition process is another old technique being used in modern semiconductor industries. Sputtering
More informationElectrostatic Bonding of Silicon-to-ITO coated #7059 Glass using Li-doped Oxide Interlayer
Journal of the Korean Physical Society, Vol. 33, No., November 1998, pp. S406 S410 Electrostatic Bonding of Silicon-to-ITO coated #7059 Glass using Li-doped Oxide Interlayer Jee-Won Jeong, Byeong-Kwon
More informationChapter 3 Engineering Science for Microsystems Design and Fabrication
Lectures on MEMS and MICROSYSTEMS DESIGN and MANUFACTURE Chapter 3 Engineering Science for Microsystems Design and Fabrication In this Chapter, we will present overviews of the principles of physical and
More informationMechanics of wafer bonding: Effect of clamping
JOURNAL OF APPLIED PHYSICS VOLUME 95, NUMBER 1 1 JANUARY 2004 Mechanics of wafer bonding: Effect of clamping K. T. Turner a) Massachusetts Institute of Technology, Cambridge, Massachusetts 0219 M. D. Thouless
More informationNovel Bonding Technology for Hermetically Sealed Silicon Micropackage
Jpn. J. Appl. Phys. Vol. 38 (1999) pp. 1 6 Part 1, No. 1A, January 1999 c 1999 Publication Board, Japanese Journal of Applied Physics Novel Bonding Technology for Hermetically Sealed Silicon Micropackage
More informationLecture 18: Microfluidic MEMS, Applications
MECH 466 Microelectromechanical Systems University of Victoria Dept. of Mechanical Engineering Lecture 18: Microfluidic MEMS, Applications 1 Overview Microfluidic Electrokinetic Flow Basic Microfluidic
More informationThin Wafer Handling Challenges and Emerging Solutions
1 Thin Wafer Handling Challenges and Emerging Solutions Dr. Shari Farrens, Mr. Pete Bisson, Mr. Sumant Sood and Mr. James Hermanowski SUSS MicroTec, 228 Suss Drive, Waterbury Center, VT 05655, USA 2 Thin
More informationA Stacked-type Electrostatic Actuator and Measurement of its Energy Efficiency
A Stacked-type Electrostatic Actuator and Measurement of its Energy Efficiency Yoshiyuki Hata Tokyo Institute of Technology yoshiyuki@ric.titech.ac.jp Keiji Saneyoshi Tokyo Institute of Technology ksaneyos@ric.titech.ac.jp
More informationRegents of the University of California
Deep Reactive-Ion Etching (DRIE) DRIE Issues: Etch Rate Variance The Bosch process: Inductively-coupled plasma Etch Rate: 1.5-4 μm/min Two main cycles in the etch: Etch cycle (5-15 s): SF 6 (SF x+ ) etches
More informationTemporary Wafer Bonding - Key Technology for 3D-MEMS Integration
Temporary Wafer Bonding - Key Technology for 3D-MEMS Integration 2016-06-15, Chemnitz Chemnitz University of Technology Basic Research Fraunhofer ENAS System-Packaging (SP) Back-End of Line (BEOL) Applied
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationFoundations of MEMS. Chang Liu. McCormick School of Engineering and Applied Science Northwestern University. International Edition Contributions by
Foundations of MEMS Second Edition Chang Liu McCormick School of Engineering and Applied Science Northwestern University International Edition Contributions by Vaishali B. Mungurwadi B. V. Bhoomaraddi
More informationSolder Self-assembly for MEMS
Solder Self-assembly for MEMS Kevin F. Harsh, Ronda S. Irwin and Y. C. Lee NSF Center for Advanced Manufacturing and Packaging of Microwave, Optical and Digital Electronics, Department of Mechanical Engineering
More informationSupplementary Figure 1: Micromechanical cleavage of graphene on oxygen plasma treated Si/SiO2. Supplementary Figure 2: Comparison of hbn yield.
1 2 3 4 Supplementary Figure 1: Micromechanical cleavage of graphene on oxygen plasma treated Si/SiO 2. Optical microscopy images of three examples of large single layer graphene flakes cleaved on a single
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 12: Mechanics
More informationFriction and Elongation of Al Electrodes due to Micro-Sliding between the Inner Mo Electrode and the Al Electrodes in High-Power Devices
Materials Transactions, Vol. 43, No. 9 (2002) pp. 2326 to 2330 c 2002 The Japan Institute of Metals EXPRESS REGULAR ARTICLE Friction and Elongation of Al Electrodes due to Micro-Sliding between the Inner
More informationType of material Numbers of FREE electrons Resitsivity/ resitance Insulator LOW HIGH Semi-Conductor MEDIUM MEDIUM Conductor HIGH LOW
9.4.3 2 (i) Identify that some electrons in solids are shared between atoms and move freely There are three main ways in which matter is held together. They all involve the valence or outer shell electrons.
More informationOPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626
OPTI510R: Photonics Khanh Kieu College of Optical Sciences, University of Arizona kkieu@optics.arizona.edu Meinel building R.626 Announcements HW#3 is assigned due Feb. 20 st Mid-term exam Feb 27, 2PM
More informationPlasma Deposition (Overview) Lecture 1
Plasma Deposition (Overview) Lecture 1 Material Processes Plasma Processing Plasma-assisted Deposition Implantation Surface Modification Development of Plasma-based processing Microelectronics needs (fabrication
More informationHSG-IMIT Application AG
B4.1 Acceleration Sensors IP-Blocks for MEMS Foundry Surface Micromachining Process R. Knechtel, S. Dempwolf S. Hering X-FAB Semiconductor Foundries AG Haarberstraße 67 99097 Erfurt / Germany T. Link J.
More informationHybrid Wafer Level Bonding for 3D IC
Hybrid Wafer Level Bonding for 3D IC An Equipment Perspective Markus Wimplinger, Corporate Technology Development & IP Director History & Roadmap - BSI CIS Devices???? 2013 2 nd Generation 3D BSI CIS with
More information1 INTRODUCTION 2 SAMPLE PREPARATIONS
Chikage NORITAKE This study seeks to analyze the reliability of three-dimensional (3D) chip stacked packages under cyclic thermal loading. The critical areas of 3D chip stacked packages are defined using
More informationSimulation and Optimization of an In-plane Thermal Conductivity Measurement Structure for Silicon Nanostructures
32nd International Thermal Conductivity Conference 20th International Thermal Expansion Symposium April 27 May 1, 2014 Purdue University, West Lafayette, Indiana, USA Simulation and Optimization of an
More informationSilicon Capacitive Accelerometers. Ulf Meriheinä M.Sc. (Eng.) Business Development Manager VTI TECHNOLOGIES
Silicon Capacitive Accelerometers Ulf Meriheinä M.Sc. (Eng.) Business Development Manager VTI TECHNOLOGIES 1 Measuring Acceleration The acceleration measurement is based on Newton s 2nd law: Let the acceleration
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationStudy of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers
Study of Steady and Transient Thermal Behavior of High Power Semiconductor Lasers Zhenbang Yuan a, Jingwei Wang b, Di Wu c, Xu Chen a, Xingsheng Liu b,c a School of Chemical Engineering & Technology of
More informatione - Galvanic Cell 1. Voltage Sources 1.1 Polymer Electrolyte Membrane (PEM) Fuel Cell
Galvanic cells convert different forms of energy (chemical fuel, sunlight, mechanical pressure, etc.) into electrical energy and heat. In this lecture, we are interested in some examples of galvanic cells.
More informationThermal Sensors and Actuators
Thermal Sensors and Actuators Part I Fundamentals of heat transfer Heat transfer occurs where there is a temperature gradient until an equilibrium is reached. Four major mechanism Thermal conduction Natural
More informationEnhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer
Proceedings of the 9th International Conference on Properties and Applications of Dielectric Materials July 19-23, 29, Harbin, China L-7 Enhancing the Performance of Organic Thin-Film Transistor using
More informationSupporting Information. Temperature dependence on charge transport behavior of threedimensional
Supporting Information Temperature dependence on charge transport behavior of threedimensional superlattice crystals A. Sreekumaran Nair and K. Kimura* University of Hyogo, Graduate School of Material
More informationTechnical Data Sheet. Pb Free. Specification GR101 SSC. Customer. Rev. 02 January 서식번호 : SSC- QP (Rev.0.
Specification GR101 Pb Free Drawn SSC Approval Customer Approval [ Contents ] 1. Description 2. Absolute maximum ratings 3. Electro-Optical characteristics 4. Characteristic diagrams 5. Reliability result
More information3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004
3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004 Bob O'Handley Martin Schmidt Quiz Nov. 17, 2004 Ion implantation, diffusion [15] 1. a) Two identical p-type Si wafers (N a = 10 17 cm
More informationReview of Semiconductor Physics. Lecture 3 4 Dr. Tayab Din Memon
Review of Semiconductor Physics Lecture 3 4 Dr. Tayab Din Memon 1 Electronic Materials The goal of electronic materials is to generate and control the flow of an electrical current. Electronic materials
More informationDiodes. EE223 Digital & Analogue Electronics Derek Molloy 2012/2013.
Diodes EE223 Digital & Analogue Electronics Derek Molloy 2012/2013 Derek.Molloy@dcu.ie Diodes: A Semiconductor? Conductors Such as copper, aluminium have a cloud of free electrons weak bound valence electrons
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationDEPARTMENT OF ELECTRICAL ENGINEERING DIT UNIVERSITY HIGH VOLTAGE ENGINEERING
UNIT 1: BREAKDOWN IN SOLIDS 1.) Introduction: The solid dielectric materials are used in all kinds of electrical apparatus and devices to insulate current carrying part from another when they operate at
More informationFRAUNHOFER INSTITUTE FOR SURFACE ENGINEERING AND THIN FILMS IST ATMOSPHERIC PRESSURE PLASMA PROCESSES
FRAUNHOFER INSTITUTE FOR SURFACE ENGINEERING AND THIN FILMS IST ATMOSPHERIC PRESSURE PLASMA PROCESSES 1 2 ATMOSPHERIC PRESSURE PLASMA PROCESSES AT THE FRAUNHOFER IST Today, atmospheric pressure plasma
More informationEV Group. Engineered Substrates for future compound semiconductor devices
EV Group Engineered Substrates for future compound semiconductor devices Engineered Substrates HB-LED: Engineered growth substrates GaN / GaP layer transfer Mobility enhancement solutions: III-Vs to silicon
More informationDevice 3D. 3D Device Simulator. Nano Scale Devices. Fin FET
Device 3D 3D Device Simulator Device 3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today. The physical
More informationINF5490 RF MEMS. LN03: Modeling, design and analysis. Spring 2008, Oddvar Søråsen Department of Informatics, UoO
INF5490 RF MEMS LN03: Modeling, design and analysis Spring 2008, Oddvar Søråsen Department of Informatics, UoO 1 Today s lecture MEMS functional operation Transducer principles Sensor principles Methods
More informationCase Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis
Case Study of Electronic Materials Packaging with Poor Metal Adhesion and the Process for Performing Root Cause Failure Analysis Dr. E. A. Leone BACKGRUND ne trend in the electronic packaging industry
More informationRESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON
Section Micro and Nano Technologies RESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON Assoc. Prof. Ersin Kayahan 1,2,3 1 Kocaeli University, Electro-optic and Sys. Eng. Umuttepe, 41380, Kocaeli-Turkey
More informationDesign and Analysis of Various Microcantilever Shapes for MEMS Based Sensing
ScieTech 014 Journal of Physics: Conference Series 495 (014) 01045 doi:10.1088/174-6596/495/1/01045 Design and Analysis of Various Microcantilever Shapes for MEMS Based Sensing H. F. Hawari, Y. Wahab,
More informationSupporting Information
Supporting Information Monolithically Integrated Flexible Black Phosphorus Complementary Inverter Circuits Yuanda Liu, and Kah-Wee Ang* Department of Electrical and Computer Engineering National University
More informationFabrication and Characterization of High Performance Micro Impedance Inclinometer
Fabrication and Characterization of High Performance Micro Impedance Inclinometer Chia-Yen Lee Department of Vehicle Engineering National Pingtung University of Science and Technology, Pingtung, Taiwan
More informationDesign and Analysis of dual Axis MEMS Capacitive Accelerometer
International Journal of Electronics Engineering Research. ISSN 0975-6450 Volume 9, Number 5 (2017) pp. 779-790 Research India Publications http://www.ripublication.com Design and Analysis of dual Axis
More informationRoHS. Specification CUD8AF1C. 서식 Rev: 00
Specification RoHS CUD8AF1C 1 [ Contents ] 1. Description 2. Outline dimensions 3. Characteristics of CUD8AF1C 4. Characteristic diagrams 5. Binning & Labeling 6. Reel packing 7. Recommended solder pad
More informationInstitute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy
Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Micromechanics Ass.Prof. Priv.-Doz. DI Dr. Harald Plank a,b a Institute of Electron Microscopy and Nanoanalysis, Graz
More informationVariable Capacitance Accelerometers: Design and Applications
Variable Capacitance Accelerometers: Design and Applications Micromachined silicon variable-capacitance accelerometers are designed for easy manufacture and demanding applications. Tom Connolly, Endevco
More informationThere's Plenty of Room at the Bottom
There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationStress in Flip-Chip Solder Bumps due to Package Warpage -- Matt Pharr
Stress in Flip-Chip Bumps due to Package Warpage -- Matt Pharr Introduction As the size of microelectronic devices continues to decrease, interconnects in the devices are scaling down correspondingly.
More information3.1 Introduction to Semiconductors. Y. Baghzouz ECE Department UNLV
3.1 Introduction to Semiconductors Y. Baghzouz ECE Department UNLV Introduction In this lecture, we will cover the basic aspects of semiconductor materials, and the physical mechanisms which are at the
More informationA HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR
Journal of Physical Science, Vol. 17(2), 161 167, 2006 161 A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR A.Y. Hudeish 1,2* and A. Abdul Aziz 1 1 School of Physics, Universiti Sains Malaysia, 11800
More informationIntroduction to Actuators PK
Introduction to Actuators Primary Knowledge Participant Guide Description and Estimated Time to Complete This learning module is one of three SCME modules that discuss the types of components found in
More informationUVTOP265-HL-TO39. Description. Maximum Rating (T CASE = 25 C) Electro-Optical Characteristics (T CASE = 25 C, I F = 20 ma)
v3.0 05/17 UVTOP265-HL-TO39 Deep Ultraviolet Light Emission Source 270 nm, 0.6 mw TO39 Package Hemispherical Sapphire Lens Forensic Analysis, Disinfection Description UVTOP265-HL-TO39 is a deep ultraviolet
More information9.1 Introduction to Oxidation and Reduction
9.1 Introduction to Oxidation and Reduction 9.1.1 - Define oxidation and reduction in terms of electron loss and gain Oxidation The loss of electrons from a substance. This may happen through the gain
More informationFluxless Soldering in Activated Hydrogen Atmosphere
Fluxless Soldering in Activated Hydrogen Atmosphere C. Christine Dong1*, Richard E. Patrick1, Russell A. Siminski 1, and Tim Bao 2 1 Air Products and Chemicals, Allentown, PA 18195-1501, USA 2 Air Products
More informationLecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68
Lecture 6 Plasmas Chapters 10 &16 Wolf and Tauber 1/68 Announcements Homework: Homework will be returned to you on Thursday (12 th October). Solutions will be also posted online on Thursday (12 th October)
More informationNOTCH FRACTURE OF MEMS SENSORS MADE OF SINGLE CRYSTAL SILICON
CF100282OR OTCH FRACTURE OF MEMS SESORS MADE OF SGLE CRYSTAL SLCO Z. L. Zhang 1,. Vitorovich 2, E. Westby 3, D. T. Wang 4 1 STEF Materials Technology, Trondheim, orway, 2 TU, Trondheim, orway, 3 Sensoor,
More informationEffect of Surface Contamination on Solid-State Bondability of Sn-Ag-Cu Bumps in Ambient Air
Materials Transactions, Vol. 49, No. 7 (28) pp. 18 to 112 Special Issue on Lead-Free Soldering in Electronics IV #28 The Japan Institute of Metals Effect of Surface Contamination on Solid-State Bondability
More informationSCB10H Series Pressure Elements PRODUCT FAMILY SPEFICIFATION. Doc. No B
PRODUCT FAMILY SPEFICIFATION SCB10H Series Pressure Elements SCB10H Series Pressure Elements Doc. No. 82 1250 00 B Table of Contents 1 General Description... 3 1.1 Introduction... 3 1.2 General Description...
More informationTime-of-Flight Flow Microsensor using Free-Standing Microfilaments
07-Rodrigues-V4 N2-AF 19.08.09 19:41 Page 84 Time-of-Flight Flow Microsensor using Free-Standing Microfilaments Roberto Jacobe Rodrigues 1,2, and Rogério Furlan 3 1 Center of Engineering and Social Sciences,
More informationChapter 5: Nanoparticle Production from Cathode Sputtering. in High-Pressure Microhollow Cathode and Arc Discharges
96 Chapter 5: Nanoparticle Production from Cathode Sputtering in High-Pressure Microhollow Cathode and Arc Discharges 5.1. Introduction Sputtering is a fundamental aspect of plasma operation and has been
More informationDeformation of solder joint under current stressing and numerical simulation II
International Journal of Solids and Structures 41 (2004) 4959 4973 www.elsevier.com/locate/ijsolstr Deformation of solder joint under current stressing and numerical simulation II Hua Ye *, Cemal Basaran,
More informationDesign of a MEMS Capacitive Comb-drive Accelerometer
Design of a MEMS Capacitive Comb-drive Accelerometer Tolga Kaya* 1, Behrouz Shiari 2, Kevin Petsch 1 and David Yates 2 1 Central Michigan University, 2 University of Michigan * kaya2t@cmich.edu Abstract:
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationSensors and Metrology. Outline
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationProceedings MEMS Inertial Switch for Military Applications
Proceedings MEMS Inertial Switch for Military Applications Hyo-Nam Lee 1, Seung-Gyo Jang 1, *, Sungryeol Lee 2, Jeong-Sun Lee 2 and Young-Suk Hwang 2 1 Agency for Defence Development, Daejeon, Korea; lhn4577@add.re.kr
More informationQuestions on Electric Fields
Questions on Electric Fields 1. The diagram shows a positively charged oil drop held at rest between two parallel conducting plates A and B. Oil drop A B 2.50 cm The oil drop has a mass 9.79 x 10 15 kg.
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationNew Die Attach Adhesives Enable Low-Stress MEMS Packaging
New Die Attach Adhesives Enable Low-Stress MEMS Packaging Dr. Tobias Königer DELO Industrial Adhesives DELO-Allee 1; 86949 Windach; Germany Tobias.Koeniger@DELO.de Phone +49 8193 9900 365 Abstract High
More informationSlide 1. Temperatures Light (Optoelectronics) Magnetic Fields Strain Pressure Displacement and Rotation Acceleration Electronic Sensors
Slide 1 Electronic Sensors Electronic sensors can be designed to detect a variety of quantitative aspects of a given physical system. Such quantities include: Temperatures Light (Optoelectronics) Magnetic
More informationCORRELATION BETWEEN HOT PLATE EMISSIVITY AND WAFER TEMPERATURE AT LOW TEMPERATURES
CORRELATION BETWEEN HOT PLATE EMISSIVITY AND WAFER TEMPERATURE AT LOW TEMPERATURES Tomomi Murakami 1*, Takashi Fukada 1 and Woo Sik Yoo 2 1 WaferMasters Service Factory, 2020-3 Oaza Tabaru, Mashiki, Kamimashiki,
More informationTable of Content. Mechanical Removing Techniques. Ultrasonic Machining (USM) Sputtering and Focused Ion Beam Milling (FIB)
Table of Content Mechanical Removing Techniques Ultrasonic Machining (USM) Sputtering and Focused Ion Beam Milling (FIB) Ultrasonic Machining In ultrasonic machining (USM), also called ultrasonic grinding,
More informationLecture (02) Introduction to Electronics II, PN Junction and Diodes I
Lecture (02) Introduction to Electronics II, PN Junction and Diodes I By: Dr. Ahmed ElShafee ١ Agenda Current in semiconductors/conductors N type, P type semiconductors N Type Semiconductor P Type Semiconductor
More informationElectrical Discharges Characterization of Planar Sputtering System
International Journal of Recent Research and Review, Vol. V, March 213 ISSN 2277 8322 Electrical Discharges Characterization of Planar Sputtering System Bahaa T. Chaid 1, Nathera Abass Ali Al-Tememee 2,
More informationDESIGN AND FABRICATION OF THE MICRO- ACCELEROMETER USING PIEZOELECTRIC THIN FILMS
DESIGN AND FABRICATION OF THE MICRO- ACCELEROMETER USING PIEZOELECTRIC THIN FILMS JYH-CHENG YU and FU-HSIN LAI Department of Mechanical Engineering National Taiwan University of Science and Technology
More informationSimple piezoresistive accelerometer
Simple piezoresistive pressure sensor Simple piezoresistive accelerometer Simple capacitive accelerometer Cap wafer C(x)=C(x(a)) Cap wafer may be micromachined silicon, pyrex, Serves as over-range protection,
More informationWhat is the importance of redox reactions? Their importance lies in the fact that we can use the transfer of electrons between species to do useful
What is the importance of redox reactions? Their importance lies in the fact that we can use the transfer of electrons between species to do useful work. This is accomplished by constructing a voltaic
More informationHighly piezoelectric, thermal stable ferroelectrets from cyclic olefin copolymer. Yan Li, Hui Wang, Changchun Zeng ANTEC 2015, Orlando
Highly piezoelectric, thermal stable ferroelectrets from cyclic olefin copolymer Yan Li, Hui Wang, Changchun Zeng ANTEC 2015, Orlando Content 1. Introduction 2. COC ferroelectret 3. Hybrid COC-PDMS ferroelectret
More informationMEMS Tuning-Fork Gyroscope Mid-Term Report Amanda Bristow Travis Barton Stephen Nary
MEMS Tuning-Fork Gyroscope Mid-Term Report Amanda Bristow Travis Barton Stephen Nary Abstract MEMS based gyroscopes have gained in popularity for use as rotation rate sensors in commercial products like
More informationLAYER BY LAYER (LbL) SELF-ASSEMBLY STRATEGY AND ITS APPLICATIONS
LAYER BY LAYER (LbL) SELF-ASSEMBLY STRATEGY AND ITS APPLICATIONS A. Z. Cheng 1, R. Swaminathan 2 1 Nanotechnology Engineering, University of Waterloo, azcheng@uwaterloo.ca; 2 Nanotechnology Engineering,
More informationSupporting Information
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 Supporting Information Graphene transfer method 1 : Monolayer graphene was pre-deposited on both
More informationDeposition of Multilayer Fibers and Beads by Near-Field Electrospinning for Texturing and 3D Printing Applications
Deposition of Multilayer Fibers and Beads by Near-Field Electrospinning for Texturing and 3D Printing Applications Nicolas Martinez-Prieto, Jian Cao, and Kornel Ehmann Northwestern University SmartManufacturingSeries.com
More informationChapter 11. Intermolecular Forces and Liquids & Solids
Chapter 11 Intermolecular Forces and Liquids & Solids The Kinetic Molecular Theory of Liquids & Solids Gases vs. Liquids & Solids difference is distance between molecules Liquids Molecules close together;
More informationReactive nanolayers for physiologically compatible microsystem packaging
J Mater Sci: Mater Electron (2010) 21:562 566 DOI 10.1007/s10854-009-9957-5 Reactive nanolayers for physiologically compatible microsystem packaging Xiaotun Qiu Æ David Welch Æ Jennifer Blain Christen
More informationTest method to assess the suitability of materials and surfaces to avoid problems from static electricity by measurement of capacitance loading
1 of 15 JCI 12 October 2001 Test method to assess the suitability of materials and surfaces to avoid problems from static electricity by measurement of capacitance loading 1 Introduction This document
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 18, 2017 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationFigure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD
Supplementary figure 1 Graphene Growth and Transfer Graphene PMMA FeCl 3 DI water Copper foil CVD growth Back side etch PMMA coating Copper etch in 0.25M FeCl 3 DI water rinse 1 st transfer DI water 1:10
More informationSupplementary Information
Supplementary Information Fabrication and evaluation of bending properties The hydrogel strip was fabricated by in situ photopolymerization. The gel network of polymerized actuator material is anionic
More informationStudy of Electromigration of flip-chip solder joints using Kelvin probes
Study of Electromigration of flip-chip solder joints using Kelvin probes Y. W. Chang and Chih Chen National Chiao Tung University, Department of Material Science & Engineering, Hsin-chu 30010, Taiwan,
More informationAsymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress
JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 12 15 DECEMBER 1999 Asymmetrical heating behavior of doped Si channels in bulk silicon and in silicon-on-insulator under high current stress C. N. Liao, a)
More informationE SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam
E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam Lecture 10 Outline 1. Wet Etching/Vapor Phase Etching 2. Dry Etching DC/RF Plasma Plasma Reactors Materials/Gases Etching Parameters
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More information