AUXVCC2 AUXVCC3 DVCC C35 C26 C24 C44 C34 C27 C25 C uF 4.7uF 0.47uF 4.7uF. 4.7uF. 100nF 100nF 100nF DGND. LCD Contrast R33 C k R42. 4.
|
|
- Daniella Hill
- 6 years ago
- Views:
Transcription
1 lock eaders uxvcc eaders ontrast Watch rystal nalog Power igital Power Voltage Monitor Status s User uttons Pullups JT - JT - SW Jumper onfig / eaders / eaders p p.u.u.u.u.u.u.u.u.u.u n V n n n n n R k k k NP NP Vsupply k k n n n.u NP JT R R R R R R R XT JP UXV UXV UXV V VSS VSS S_RX/PM_T./P. S_TX/PM_T./P. /T./P. OUT/P. OM OM VSS VSS VSYS P/R P./T./VR-/ P./T./VR+/ P.// P.// P./M// P./SM// P./OM P./OM P./PM_T. P./PM_USOM/PM_US P./PM_USMO/PM_US P./PM_U P./PM_URX/PM_USOM P./PM_UTX/PM_USMO P./PM_U P./PM_U P./PM_URX/PM_USOM P./PM_UTX/PM_USMO P./PM_URX/PM_USOM P./PM_UTX/PM_USMO P./PM_U P./PM_URX/M_USOM P./PM_UTX/PM_USMO P./PM_U P./PM_USOM/PM_US P./PM_USMO/PM_US P./PM_U P./PM_T. P./OM P./OM P./OM P./OM P./S/R P./SO/R/R P./SO/R P./SO/ P./SO P./SO/S P./SOS P./SO/S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S P./S PM_T./P. PM_T./P. RTP RTP S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. S/P. SWT/TST SWTO/NM/RST SP SN SP SN SP SN SP SN SP SN SP SN SP SPN T./P. T./P. T/PJ. T/T/PJ. TO/PJ. TMS/PJ. TR/T/P. VSYS VSYS VOR VSYS VR XN OM OM OM OM R SV R R R R SV R R R R R R R R R JP JP JP JP JP JP R JP _T _RT TN TN TN TN RST JP R R R R R R UXV TO TO TO T T TMS TMS T T T S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S OM OM OM OM OM OM OM OM S S S S R R R R R R S S S S S S VR VR S S S S S S V V+ V V+ V- V+ V- + - N+ N- NT XT S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S RST RST TN TN TN TN VSYS/ VSYS/ VSYS/ VSYS/ VOR VOR UXV UXV UXV UXV UXV UXV UXV UXV UXV VSYS_VSYS VSYS_VSYS VSYS_VSYS VSYS_VSYS RS_RX RS_TX Z-R_RX Z-R_TX S S S S T T RT RT SM SM M M R_TX R_RX R_S TN TN TN TN XN XN RST RST T T TMS TMS T T TO TO TST/SWT TST/SWT TST/SWT R_SOM R_SMO R_ R_VR_N R_RST R_ R_S R_PO R_PO R_S R_OP R_O OUT OUT VMON RT RT MSP MSPPU TM-TRN
2 nalog ront-nd (urrent) nalog ront-nd (Voltage) UR- UR+ UR- UR+ UR- UR+ UR- URN+ URN- V UR+ N TVS TVS TVS TVS SMJ. SMJ. SMJ. SMJ. R/ R/ R/ R/ R/ R/ R/ R/ R R.. R. R. k R k R k R k R k R k R k R k R p p p p p p p p n n n n N P+ N XM V R S N P+ N XM V R S N P+ N XM V XM R S R R R R k k k k R. R k R R R R k k k k R. R k R R R R k k k k R. R k p p p p p p n n n N+ N N+ N- V+ V- V+ V- V+ V- TM-TRN
3 .u/v R.u/V R.u/V R N N N N N N u/v Vsupply R.u R. M OOT VN N SS/TR RT/.u M.u U TPS_Q_ P N OMP VSNS PWR.k.u p m u..k R k R N N.u/V N N VO+ VO+ VO- VO- u.u Z SMJ.T JP + + ap-rop Power Supply P+ P+ P+ R R R R V_P Switching Power Supply P+ V_SO V Select V_P V_SO TM-TRN
4 solated RS ommunication R Pulse n/out ct / React V RS_RX RS_TX TX_N RX_N R.u.k R NP URT_RX R R URT_TX.k U PS U PS Q SM R k.u R NP _+V u _N u _-V R R k R k R Q SM RS-.u S.u R PROM S WP SN R_TX R_RX R_S PROM rray.u V S N V TX RX S V N R S OPTO T R JP k T V OPTO R RT JP k T Z-R onnect Z-R Z-R_TX Z-R_RX ST T RT.k R aughter ard u R_VR_N R_RST R_O R_OP R R R R R R R R R R R R R_O R_OP R_ R_S R_S R_ R_SMO R_SOM R_RST R_PO R R R.u R R R R_PO R R TM-TRN
5 MPORTNT NOT OR T RRN SNS Texas nstruments ncorporated ("T") reference designs are solely intended to assist designers ( uyers ) who are developing systems that incorporate T semiconductor products (also referred to herein as components ). uyer understands and agrees that uyer remains responsible for using its independent analysis, evaluation and judgment in designing uyer s systems and products. T reference designs have been created using standard laboratory conditions and engineering practices. T has not conducted any testing other than that specifically described in the published documentation for a particular reference design. T may make corrections, enhancements, improvements and other changes to its reference designs. uyers are authorized to use T reference designs with the T component(s) identified in each particular reference design and to modify the reference design in the development of their end products. OWVR, NO OTR NS, XPRSS OR MP, Y STOPP OR OTRWS TO NY OTR T NTTU PROPRTY RT, N NO NS TO NY TR PRTY TNOOY OR NTTU PROPRTY RT, S RNT RN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which T components or services are used. nformation published by T regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from T under the patents or other intellectual property of T. T RRN SNS R PROV "S S". T MS NO WRRNTS OR RPRSNTTONS WT RR TO T RRN SNS OR US O T RRN SNS, XPRSS, MP OR STTUTORY, NUN URY OR OMPTNSS. T SMS NY WRRNTY O TT N NY MP WRRNTS O MRNTTY, TNSS OR PRTUR PURPOS, QUT NJOYMNT, QUT POSSSSON, N NON-NRNMNT O NY TR PRTY NTTU PROPRTY RTS WT RR TO T RRN SNS OR US TRO. T S NOT OR N S NOT N OR NMNY UYRS NST NY TR PRTY NRNMNT M TT RTS TO OR S S ON OMNTON O OMPONNTS PROV N T RRN SN. N NO VNT S T OR NY TU, SP, NNT, ONSQUNT OR NRT MS, OWVR US, ON NY TORY O TY N WTR OR NOT T S N VS O T POSSTY O SU MS, RSN N NY WY OUT O T RRN SNS OR UYR S US O T RRN SNS. T reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JS, latest issue, and to discontinue any product or service per JS, latest issue. uyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. ll semiconductor products are sold subject to T s terms and conditions of sale supplied at the time of order acknowledgment. T warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in T s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for T components are used to the extent T deems necessary to support this warranty. xcept where mandated by applicable law, testing of all parameters of each component is not necessarily performed. T assumes no liability for applications assistance or the design of uyers products. uyers are responsible for their products and applications using T components. To minimize the risks associated with uyers products and applications, uyers should provide adequate design and operating safeguards. Reproduction of significant portions of T information in T data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. T is not responsible or liable for such altered documentation. nformation of third parties may be subject to additional restrictions. uyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of T components in its applications, notwithstanding any applications-related information or support that may be provided by T. uyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. uyer will fully indemnify T and its representatives against any damages arising out of the use of any T components in uyer s safety-critical applications. n some cases, T components may be promoted specifically to facilitate safety-related applications. With such components, T s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No T components are authorized for use in lass (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use. Only those T components that T has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. uyer acknowledges and agrees that any military or aerospace use of T components that have not been so designated is solely at uyer's risk, and uyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. T has specifically designated certain components as meeting SO/TS requirements, mainly for automotive use. n any case of use of non-designated products, T will not be responsible for any failure to meet SO/TS.MPORTNT NOT Mailing ddress: Texas nstruments, Post Office ox, allas, Texas opyright, Texas nstruments ncorporated
SN54F280B, SN74F280B 9-BIT PARITY GENERATORS/CHECKERS
SN0, SN70 -T PRTY NRTORS/KRS SS00 3, PRL RVS OTOR 3 enerates ither Odd or ven Parity for Nine ata Lines ascadable for N-its Parity Package Options nclude Plastic Small-Outline Packages, eramic hip arriers,
More informationSN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
More informationSN54HC20, SN74HC20 DUAL 4-INPUT POSITIVE-NAND GATES
SNHC0, SN7HC0 DUAL -INPUT POSITIVE-NAND GATES SCLS0C DECEMBER REVISED MAY 7 Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic
More informationSN54HC151, SN74HC151 8-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
SNH, SNH 8-Line to -Line Multiplexers an Perform as: oolean Function enerators Parallel-to-Serial onverters Data Source Selectors Package Options Include Plastic Small-Outline (D) and eramic Flat () Packages,
More informationSN54HC42, SN74HC42 4-LINE TO 10-LINE DECODERS (1 of 10)
SNH, SNH -LINE TO -LINE EOERS ( of ) SLS EEMER REVISE MY Full ecoding of Input Logic ll Outputs re High for Invalid onditions lso for pplications as -Line to -Line ecoders Package Options Include Plastic
More informationSN54HC138, SN74HC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SNH8, SNH8 -LINE TO 8-LINE DEODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Three Enable Inputs to Simplify ascading and/or Data Reception
More informationSN54HC259, SN74HC259 8-BIT ADDRESSABLE LATCHES
SN4H29, SN4H29 8-BIT ARESSABLE LATHES 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel onversion With Storage Asynchronous Parallel lear Active-High ecoder Enable Input Simplifies Expansion
More informationUltra-Small Footprint N-Channel FemtoFET MOSFET Test EVM
User's Guide SLPU007 December 07 Ultra-Small Footprint N-Channel FemtoFET MOSFET Test EVM Contents Introduction... Description... Electrical Performance Specifications... 4 Schematic... 4 Test Setup....
More informationMM70C95,MM70C96,MM70C97,MM70C98,MM80C95, MM80C96,MM80C97,MM80C98
MM70C95,MM70C96,MM70C97,MM70C98,MM80C95, MM80C96,MM80C97,MM80C98 MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters Literature Number: SNOS350A
More informationAnalog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints
Application Report SPNA005A - February2003 Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints Kevin Lavery TMS470 Microcontroller ABSTRACT Tolerances on V CCIO, resistor and
More informationCD4528BC,CD4528BM. CD4528BM CD4528BC Dual Monostable Multivibrator. Literature Number: SNOS370A
CD4528BC,CD4528BM CD4528BM CD4528BC Dual Monostable Multivibrator Literature Number: SNOS370A CD4528BM CD4528BC Dual Monostable Multivibrator General Description The CD4528B is a dual monostable multivibrator
More informationSN54F109, SN74F109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Package Optio Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 00-mil DIPs description These devices contain two independent J-K positive-edge-triggered flip-flops.
More informationCD4017BC,CD4017BM,CD4022BC,CD4022BM CD4017BM CD4017BC
CD4017BC,CD4017BM,CD4022BC,CD4022BM CD4017BM CD4017BC Decade Counter/Divider with 10 Decoded Outputs CD4022BM CD4022BC Divide-by-8 Counter/Divider with 8 Decoded Outputs Literature Number: SNOS357A CD4017BM
More informationCD74HC151, CD74HCT151
Data sheet acquired from Harris Semiconductor SCHS150 September 1997 CD74HC151, CD74HCT151 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject High peed MOS ogic 8- nput
More informationSN54HC153, SN74HC153 DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
Permit Multiplexing from n Lines to One Line Perform Parallel-to-Serial Conversion Strobe (Enable) Line Provided for Cascading (N Lines to n Lines) Package Options Include Plastic Small-Outline (D), Thin
More information4-bit magnitude comparator
Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than
More informationSN54F251B, SN74F251B 1-OF-8 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS
-State Versio of SNFB and SNFB -State Outputs Interface Directly ith System Bus Performs Parallel-to-Serial onversion omplementary Outputs Provide True and Inverted Data Package Optio Include Plastic Small-Outline
More informationCD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238
Data sheet acquired from Harris Semiconductor SCHS147C October 1997 - Revised August 2001 CD54/74HC138, CD54/74HCT138, CD54/74HC238, CD54/74HCT238 High Speed CMOS Logic 3-to-8 Line Decoder/ Demultiplexer
More informationCD54/74HC151, CD54/74HCT151
CD54/74HC151, CD54/74HCT151 Data sheet acquired from Harris Semiconductor SCHS150A September 1997 - Revised May 2000 High Speed CMOS Logic 8-Input Multiplexer [ /Title (CD74H C151, CD74H CT151) /Subject
More informationSN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136B DECEMBER 1982 REVISED MAY 1997
ontain Eight Flip-Flops With Single-ail Outputs Direct lear Input Individual Data Input to Each Flip-Flop Applications Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Options
More information74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.
Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage
More informationCD74HC109, CD74HCT109
Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop
More informationTL601, TL604, TL607, TL610 P-MOS ANALOG SWITCHES
TL0, TL0, TL0, TL0 P-MO NLOG WITCHE L0 D, JUNE 9 REVIED OCTOBER 9 witch ± 0-V nalog ignals TTL Logic Capability -to 0-V upply Ranges Low (00 Ω) On-tate Resistance High (0 Ω) Off-tate Resistance -Pin Functions
More informationSN54F175, SN74F175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
Contain Four Flip-Flops With Double-ail Outputs Buffered Clock and Direct Clear Inputs Applicatio Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Optio Include Plastic Small-Outline
More information74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate
Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationCD54/74AC153, CD54/74ACT153
CD4/74AC13, CD4/74ACT13 Data sheet acquired from Harris Semiconductor SCHS237A September 1998 - Revised May 2000 Dual 4-Input Multiplexer Features Description [ /Title (CD74 AC13, CD74 ACT1 3) /Subject
More informationAVAILABLE OPTIONS PACKAGED DEVICES CHIP CARRIER (FK) CERAMIC DIP (JG) TL7702ACD TL7715ACD TL7702ACP TL7715ACP TL7702ACY TL7715ACY
Power-On Reset Generator Automatic Reset Generation After Voltage Drop Wide Supply Voltage Range Precision Voltage Sensor Temperature-Compensated Voltage Reference True and Complement Reset Outputs Externally
More information74HC153-Q100; 74HCT153-Q100
Rev. 3 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each
More informationN-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using
Rev. 24 March 29 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package
More informationDual 3-channel analog multiplexer/demultiplexer with supplementary switches
with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer
More informationThe 74LV08 provides a quad 2-input AND function.
Rev. 4 8 December 2015 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC08 and 74HCT08. The provides a quad 2-input AND function.
More informationCD74HC195. High Speed CMOS Logic 4-Bit Parallel Access Register. Features. Description. Ordering Information. PInout. [ /Title (CD74 HC195 ) /Subject
Data sheet acquired from Harris Semiconductor SCHS165 September 1997 High Speed CMOS Logic 4-Bit Parallel Access Register [ /Title (CD74 HC195 ) /Subject High peed MOS ogic -Bit aralel ccess egiser) /Autho
More informationCD54/74HC393, CD54/74HCT393
CD54/74HC393, CD54/74HCT393 Data sheet acquired from Harris Semiconductor SCHS186A September 1997 - Revised May 2000 High Speed CMOS Logic Dual 4-Stage Binary Counter /Title CD74 C393 D74 CT39 ) Subect
More informationPHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge
Rev. 2 9 March 21 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationCD74HC165, CD74HCT165
Data sheet acquired from Harris Semiconductor SCHS156 February 1998 CD74HC165, CD74HCT165 High Speed CMOS Logic 8-Bit Parallel-In/Serial-Out Shift Register Features [ /Title (CD74H C165, CD74H CT165) /Subject
More information74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.
Rev. 2 12 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationHEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop
Rev. 8 2 November 20 Product data sheet. General description 2. Features and benefits 3. pplications The is a quad edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP),
More informationCD54/74HC30, CD54/74HCT30
CD/7HC0, CD/7HCT0 Data sheet acquired from Harris Semiconductor SCHSA August 997 - Revised May 000 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CDH C0, CD7H C0, CD7H CT0) /Subject High peed MOS ogic
More informationφ φ0.2 Bare copper wire 2352 Walsh Ave., Santa Clara, CA 95051, U. S. A. Tel.: (408) , Fax: (408)
Figure 1. Physical Photo of Figure 2. Physical Photo of T70 MAIN FEATURES Glass Encapsulated for Long Term Stability & Reliability High Resistance Accuracy: 0.1% Temperature error: ±0.2 C Maximum Temp.
More informationCD54/74HC164, CD54/74HCT164
Data sheet acquired from Harris Semiconductor SCHS155A October 1997 - Revised May 2000 CD54/74HC164, CD54/74HCT164 High Speed CMOS Logic 8-Bit Serial-In/Parallel-Out Shift Register Features Description
More informationDATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D302 NPN/PNP general purpose transistor Supersedes data of 2002 Aug 09 2002 Nov 22 FEATURES High current (500 ma) 600 mw total power dissipation Replaces
More informationDual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.
Rev. 2 15 September 211 Product data sheet 1. Product profile 1.1 General description Two N-channel symmetrical junction field-effect transistors in a SOT363 package. CAUTION This device is sensitive to
More informationCD74HC147, CD74HCT147
Data sheet acquired from Harris Semiconductor SCHS149 September 1997 CD74HC147, CD74HCT147 High Speed CMOS Logic 10-to-4 Line Priority Encoder [ /Title (CD74 HC147, CD74 HCT14 7) /Subject (High Speed CMOS
More information74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter
Rev. 1 30 January 2013 Product data sheet 1. General description The is a hex buffer with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V which enables the device to be used in HIGH-to-LOW
More information74HC151-Q100; 74HCT151-Q100
Rev. 2 11 February 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are 8-bit multiplexer with eight binary inputs (I0 to I7), three select inputs (S0
More information2-input EXCLUSIVE-OR gate
Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output
More informationTime Constant. φ φ0.2 Bare copper wire
Figure 1.1. The physical photo of high temperature plastic tubing and sealed by epoxy, while the T70 is the non-sealed version. Comparing with conventional assemblies containing epoxy encapsulated thermistors,
More informationSN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS
SNH, SN7H -IT PLLEL-OUT SEIL SHIFT EGISTES SCLS DECEME 92 EVISED MY 997 ND-Gated (Enable/ Disable) Serial Inputs Fully uffered Clock and Serial Inputs Direct Clear Package Options Include Plastic Small-Outline
More informationSN54HCT273, SN74HCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
Inputs Are TTL-Voltage ompatible ontain Eight D-Type Flip-Flops Direct lear Input Applicatio Include: Buffer/Storage egisters Shift egisters Pattern Generators Package Optio Include Plastic Small-Outline
More informationBUK A. N-channel TrenchMOS logic level FET
Rev. 2 1 June 21 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationAnalog Technologies. High Stability Miniature Thermistor ATH10K0.1%1R25
Figure 1.1. Physical Photo of the DESCRIPTIONS The series thermistor is consisted of three versions, as shown in Figure 1.1, T70 shown in Figure 1.2 and T70S. The has bear leads coated with copper, the
More informationLow-power dual Schmitt trigger inverter
Rev. 1 9 October 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. It transforms slowly changing input signals into sharply defined, jitter-free output
More informationDual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.
Rev. 04 2 March 2009 Product data sheet 1. Product profile 1.1 General description Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package. 1.2 Features and benefits High reverse
More informationSingle supply translating buffer/line driver; 3-state
Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating buffer/line driver with 3-state output. The low threshold inputs
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationPSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET
Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationTOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM6N15FE
SSMNFE TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSMNFE High Speed Switching Applications Analog Switching Applications Unit: mm Small package Low ON resistance : R on =. Ω (max) (@V GS
More information2-input single supply translating NAND gate
Rev. 1 22 November 2017 Product data sheet 1 General description 2 Features and benefits 3 pplications The is a single, level translating 2-input NND gate. The low threshold inputs support 1.8 V input
More information74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter
Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output
More information74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate
Rev. 4 17 September 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-input NOR gate. Inputs also include clamp diodes that enable the use
More informationTemperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.
Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance
Rev. 2 4 March 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More information74HC280; 74HCT bit odd/even parity generator/checker
Rev. 3 15 September 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a 9-bit parity generator or checker. Both even and odd parity outputs are available.
More informationN-channel TrenchMOS logic level FET
Rev. 1 22 April 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationUSBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2
INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.
More information74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate
Rev. 3 3 September 2012 Product data sheet 1. General description 2. Features and benefits The is a dual 4-input NND gate. Inputs include clamp diodes. This enables the use of current limiting resistors
More information74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.
Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance
Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationBUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)
Rev. 1 3 August 27 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using Nexperia High-Performance Automotive
More informationNPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.
Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device
More information74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.
Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.
More information74HC30-Q100; 74HCT30-Q100
Rev. 1 30 January 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationSingle D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More information2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationNPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.
Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2
More information74HC1G32-Q100; 74HCT1G32-Q100
Rev. 1 8 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G32-Q100 and 74HCT1G32-Q100 are high-speed Si-gate CMOS devices. They provide a 2-input
More information74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate
Rev. 3 5 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance
Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More information2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.
74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function
More informationPHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.
Rev. 2 8 June 26 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2
More information3-to-8 line decoder, demultiplexer with address latches
Rev. 6 3 ugust 0 Product data sheet. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC standard
More informationThe 74AXP1G04 is a single inverting buffer.
Rev. 1 25 August 2014 Product data sheet 1. General description The is a single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This
More informationXC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger
Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This
More informationBF556A; BF556B; BF556C
SOT23 Rev. 4 5 September 2 Product data sheet. Product profile. General description N-channel symmetrical silicon junction field-effect transistors in a SOT23 package. CAUTION This device is sensitive
More information74LVC1G125-Q100. Bus buffer/line driver; 3-state
Rev. 2 8 December 2016 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE).
More informationN-channel TrenchMOS logic level FET
Rev. 2 3 November 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationN-channel TrenchMOS logic level FET
Rev. 3 29 February 28 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using Nexperia High-Performance
More information74HC132-Q100; 74HCT132-Q100
Rev. 3 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors
More information74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer
Rev. 5 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each
More information74LV General description. 2. Features and benefits. 3. Ordering information. Dual D-type flip-flop with set and reset; positive-edge trigger
Rev. 3 9 September 2013 Product data sheet 1. General description The is a dual positive edge triggered, D-type flip-flop. It has individual data (nd) inputs, clock (np) inputs, set (nsd) and (nrd) inputs,
More informationDual buffer/line driver; 3-state
Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationDerating of the MOSFET Safe Operating Area Outline:
Outline: This document discusses temperature derating of the MOSFET safe operating area. Table of Contents Outline:... 1 Table of Contents... 2 1. Introduction... 3 2. What is the safe operating area?...
More informationHEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter
Rev. 7 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a 7-stage binary ripple counter with a clock input (CP), and overriding asynchronous master
More informationDATA SHEET. PMEM4010ND NPN transistor/schottky diode module DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 28.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D302 NPN transistor/schottky diode module Supersedes data of 2002 Oct 28 2003 Jul 04 FEATURES 600 mw total power dissipation High current capability
More information74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.
Rev. 1 20 March 2013 Product data sheet 1. General description The is a triple 3-input OR gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators
More information65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA
Rev. 1 17 July 29 Product data sheet 1. Product profile 1.1 General description NPN/PNP general-purpose transistor pair in a very small Surface-Mounted Device (SMD) plastic package. Table 1. Product overview
More information7-stage binary ripple counter
Rev. 9 28 April 2016 Product data sheet 1. General description The is a with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).
More informationN-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers
Rev. 4 24 February 29 Product data sheet 1. Product profile 1.1 General description Ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance
Rev. 2 8 July 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More information