CHAPTER 6 THERMAL DESIGN CONSIDERATIONS. page. Introduction 6-2. Thermal resistance 6-2. Junction temperature 6-2. Factors affecting R th(j-a) 6-2
|
|
- Joel Whitehead
- 5 years ago
- Views:
Transcription
1 CHAPTER 6 THERMAL DESIGN CONSIDERATIONS page Introduction 6-2 Thermal resistance 6-2 Junction temperature 6-2 Factors affecting 6-2 Thermal resistance test methods 6-3 Test procedure 6-3 Forced air factors for thermal resistance 6-4 Thermal resistance data - assumptions and precautions 6-5 Thermal resistance ( ) data 6-6 Thermal resistance (R th(j-c) ) data tables - power packages 6-25
2 INTRODUCTION The ability to describe the thermal performance characteristics of a semiconductor IC package is becoming increasingly crucial. With increased power densities, improved reliability and shrinking system sizes, the cooling of IC packages has become a challenging task for design engineers. The situation is further exacerbated by the demand for ever decreasing sizes of electronic devices because, in general, decreasing the size of an electronic package decreases the thermal performance. The designer must carefully balance the benefits of miniaturization and performance against the potential reduction in reliability of electronic components resulting from high operating temperatures. THERMAL RESISTANCE The ability of a particular semiconductor package to dissipate heat to its environment is expressed in terms of thermal resistance ( ). This single entity describes the heat path impedance from the active surface of the semiconductor device (junction) to the ambient operating environment. can be expressed by its constituents as follows: =R th(j-c) +R th(c-a) R th(j-c) is the impedance from junction to case (outside surface of package) and R th(c-a) is the impedance from case to ambient. It is sometimes useful to use only the R th(c-a) to describe high performance packages where case temperatures are important and externally attached heat radiators may need to be attached. In these cases the overall will also include the contribution of the heat radiator. JUNCTION TEMPERATURE With the of a package known, the rise in junction temperature (T j ) with respect to the ambient temperature (T amb ) can be determined at a given power dissipation (P d ) of the semiconductor device: T j =( P d )+T amb Where: T j = junction temperature ( C) = thermal resistance junction to ambient P d = power dissipated (W) T amb = ambient temperature ( C) It s important to note that a lower indicates a higher thermal performance. FACTORS AFFECTING There are several factors which affect the characteristic thermal resistance of IC packages. Some of the more significant of these include the test board configuration, the lead frame material, the design of the lead frame and the moulding compound. Test board Configuration An IC package s thermal resistance highly depends on the Printed Circuit Board (PCB) on which the package is mounted. The copper traces and thermal vias on the PCB provide the major heat dissipation path of the package, therefore the configuration and the size of the copper traces play a significant role in affecting. For test purpose, JEDEC standards (EIA/JEDEC51-3 and others) specify two categories of test boards: low effective thermal conductivity test board (low K board) and high effective thermal conductivity test board (high K board). The low K board is a single sided board with only fine signal traces, the high K board is a board with two signal layers and two power (or ground) layers. The real application board is almost always different from the standard test boards, however, the thermal resistance measured from the standard test board provides basic comparable information of the IC package thermal resistance. Lead Frame Material The lead frame material is one of the more important factors in IC package thermal resistance. In early dual in-line packages (DIPs), a Ni/Fe alloy (A42) was the material of choice for lead frames as it provided a good combination of strength and formability as well as assembly process compatibility. However, with the continued miniaturization of IC packages and the need for increased electrical conductivity for advanced ICs, a switch to sophisticated copper alloys was required. Copper alloy lead frames offer several advantages over A42: they have a high thermal conductivity which reduces thermal resistance, essential for packages such as the Shrink Small Outline Package (SSOP) and Thin Shrink Small Outline Package (TSSOP) their improved electrical conductivity enhances the electrical performance of a package Most plastic encapsulated packages produced by Philips Semiconductors incorporate copper alloy lead frames into their design. January
3 Lead Frame Design The design of a lead frame is another significant contributing factor to thermal resistance. The most important design aspect is the IC attach-pad size and tie bar design. However, the lead frame designer is often faced with fixed parameters such as die size and wire bonding limitations, which reduce lead frame design flexibility. Moulding Compound Moulding compounds also determine IC package thermal resistance. The mould compounds used by Philips Semiconductors are optimized for high purity and quality to provide good thermal performance and reliability. Heat Spreaders The option of a heat spreader, or heat slug, within some packages can improve thermal behaviour by spreading the heat over a larger area of the package, and so improve or R th(j-c). Adhesive and Plating Type Other package related factors include die attach adhesive and lead frame plating type, but the actual influence on thermal resistance is small owing to the fine geometry of these factors. THERMAL RESISTANCE TEST METHODS Philip Semiconductors uses what is commonly called the Temperature Sensitive Parameter (TSP) method which meets EIA/JEDEC Standards EIA/JESD51-1, EIA/JESD51-2 and EIA/JESD51-3. A typical test fixture in still air is shown in Fig.1. The enclosure is a box with an inside dimension of 1 ft 3 (.283 m 3 ). The enclosure and fixtures are constructed from an insulating material with a low thermal conductance, and all seams thoroughly sealed to ensure there is no airflow through the enclosure. The IC package is then positioned in the geometric center of the enclosure. Package,, Substrate Thermocouple,,,,,,,,,,,,, Fig.1 The test fixture in still air. The forward voltage drop of a calibrated diode incorporated into a special IC is used to correlate a junction temperature change in the IC package to be tested. As the power dissipation is known, the thermal resistance can be calculated using the following equation: T R j ( T j T amb ) th ( j a) = = P d P d Where: = thermal resistance junction to ambient ( C/W) T j = junction temperature ( C) P d = power dissipated (W) T amb = ambient temperature ( C) TEST PROCEDURE The TSP diode on the semiconductor device is calibrated using a constant temperature oil bath and a constant current power supply (see Fig.2). Calibration temperatures are typically 25 C and 1 C with a measured accuracy of ±.1 C. The calibration current must be kept low and constant to avoid significant junction heating. The temperature coefficient (K-factor) shown in Fig.3 is calculated using the following equation: ( T K 2 T 1 ) = ( V F2 V F1 ) Where: K = temperature coefficient ( C/mV) T 2 = high test temperature ( C) T 1 = low test temperature ( C) V F2 = forward voltage at T 2 (mv) V F1 = forward voltage at T 1 (mv) MSC599 Box Cables January
4 I = CONSTANT I F V F D = ON DIE TSP DIODE D Fig.2 Test procedure. OIL BATH MAINTAINED AT CONSTANT TEMPERATURE MSB474 Where: V F(amb) V F(s) V H I H = forward voltage of TSP at ambient temperature (mv) = forward voltage of TSP at steady-state temperature (mv) = heating voltage (V) = heating current (A) FORCED AIR FACTORS FOR THERMAL RESISTANCE Many applications with ICs have the benefit of forced air cooling by fans or other means. The junction to moving-air thermal resistance can be measured by placing the test setup inside a low velocity wind tunnel (see Fig.4). The test board and device under test are supported with minimal obstruction to the air flow. handbook, V halfpage F (V) V F1 MSB473 FLOW STRAIGHTENER AIR FLOW ANEMOMETER TEST PART FAN V F2 T 1 T 2 T ( o j C) 35.5 (14) 58.5 (23) 132 (52) 183 (72) 43 (19) DIAMETER = 15 (6) not to scale MSB475 Fig.3 V F as a function of T j. Fig.4 Wind tunnel - dimensions in cm (inches). With the K-factor determined, can be calculated by powering up the device at ambient conditions and measuring the forward voltage drop across the TSP diode after temperature equilibrium. Manipulating the original thermal resistance equation with the K-factor, the of the package can be determined: T R j ( T j T amb ) K( V F ( amb) V F( s) ) th ( j a) = = = P d P d V H I H The average effect of airflow on thermal resistance for package types at a particular air flow rate can be determined using a derating curve (see Fig.5). When using derating curves, it s important to note that the variety of sizes in a package type group has been averaged. See the following section on Thermal resistance data - assumptions and precautions concerning airflow. January
5 percent change in (%) SO SOL SDIP DIP LQFP PLCC/QFP air flow (m/s) Fig.5 Average effect of airflow on. MSC4 THERMAL RESISTANCE DATA - ASSUMPTIONS AND PRECAUTIONS The graphical data presented in this section are based on measurements, modelling and estimations. As with all data, some assumptions and contributing factors should be noted: 1. The measured thermal resistance of an IC package is highly dependent on the configuration and size of the test board. Data may not be comparable between different semiconductor manufacturers because the test boards may not be the same. Also, the thermal performance of packages for a specific application may be different than presented here because the configuration of the application boards may be different than the test boards. Philip Semiconductors uses low effective thermal conductivity test boards for most of its packages. 2. Device standoff is a factor in determining thermal resistance especially for surface mounted packages such as SO and QFP packages. The same package from two different manufacturers will often have different standoff from the test boards. In general, high standoff corresponds to a higher thermal resistance. 3. The operating environment temperature must be used as the ambient temperature when calculating junction temperatures in an application. The temperatures inside an electronic enclosure are generally higher than the room temperature. 4. When using airflow derating curves (see Fig.5), please note that in actual applications where airflow is available, the flow dynamics may be more complex and turbulent than in a wind tunnel. Also, the many different sizes of packages in a package family such as QFP have been averaged to give one curve for ease-of-use. Lastly, the test boards used in the wind tunnel contribute significantly to forced convection heat transfer and may not be similar to an actual application PC board, especially its size. 5. Thermal resistance will vary slightly as a function of input power. Generally, as the power input increases, thermal resistance decreases. Thermal resistance changes approximately 5% for a 1% power change. 6. Thermal resistance data for some packages were not available at the time of publication. Please contact for information on packages not listed in this handbook. 7. All data presented are accurate to approximately ±15%. For more specific information regarding an application, please contact. 8. is evaluating a new technique, which was described in the ESPRIT project DELPHI, to thermally characterize IC packages. This results in a description of the package by means of a resistor network, the so-called compact model. This resistor network gives an accurate model of the package and is valid for all practical environments. It is expected that these models can be imported into system- and PCB-level analyses tools in the near future. If you require more information about compact models, please contact the ATO-Innovation office in Nijmegen, the Netherlands tel or fax January
6 THERMAL RESISTANCE ( ) DATA 12 MBK MBK Fig.6 DIP8 (3 mil). Fig.7 DIP14/16 (3 mil). 9 MBK37 8 MBK Fig.8 DIP18 (3 mil). Fig.9 DIP2 (3 mil). January
7 MBK36 7 MBK Fig.1 DIP22 (4 mil). Fig.11 DIP24 (3 mil). 7 MBK39 6 MBK Fig.12 DIP24 (4 mil). Fig.13 DIP24 (6 mil). January
8 MBK313 MBK Fig.14 DIP28 (3 mil). Fig.15 DIP28 (6 mil). 5 MBK312 5 MBK Fig.16 DIP4 (6 mil). Fig.17 DIP48 (6 mil). January
9 42 41 MBK MBK Fig.18 DIP5 (9 mil). Fig.19 DIP64 (9 mil) MBK MBK Fig.2 HSQFP24 ( mm). Fig.21 LQFP32 ( mm) January
10 1 MBK318 7 MBK Fig.22 LQFP32 ( mm). Fig.23 LQFP44 ( mm) 9 MBK321 8 MBK Fig.24 LQFP48 ( mm). Fig.25 LQFP64 ( mm). January
11 7 MBK325 6 MBK Fig.26 LQFP64 ( mm). Fig.27 LQFP8 ( mm). 6 MBK324 6 MBK Fig.28 LQFP1 ( mm). Fig.29 LQFP128 ( mm). January
12 82 78 MBK327 8 MBK Fig.3 PLCC2 (31 mil). Fig.31 PLCC28 (41 mil). 7 MBK331 MBK Fig.32 PLCC32 (41 51 mil). Fig.33 PLCC44 (61 mil). January
13 5 MBK MBK Fig.34 PLCC52 (71 mil). Fig.35 PLCC68 (91 mil) MBK MBK Fig.36 PLCC84 (111 mil). Fig.37 QFP44 ( mm). January
14 9 MBK337 7 MBK Fig.38 QFP44 FeNi ( mm). Fig.39 QFP48 ( mm). 7 MBK336 6 MBK Fig.4 QFP52 (1 1 2 mm). Fig.41 QFP64 ( mm). January
15 MBK339 MBK Fig.42 QFP64 ( mm). Fig.43 QFP8 ( mm). 52 MBK343 4 MBK Fig.44 QFP1 ( mm). Fig. QFP12 ( mm). January
16 4 MBK MBK Fig.46 QFP128 ( mm). Fig.47 QFP16 ( mm). 8 MBK3 75 MBK Fig.48 SDIP24 (4 mil). Fig.49 SDIP32 (4 mil). January
17 7 MBK349 5 MBK Fig.5 SDIP42 (6 mil). Fig.51 SDIP52 (6 mil). 42 MBK MBK Fig.52 SDIP64 (75 mil). Fig.53 SO8 (15 mil). January
18 135 MBK MBK Fig.54 SO14 (15 mil). Fig. SO16 (15 mil). 14 MBK MBK Fig.56 SO16 (3 mil). Fig.57 SO2 (3 mil). January
19 8 MBK3 74 MBK Fig.58 SO24 (3 mil). Fig.59 SO28 (3 mil). 68 MBK MBK Fig.6 SO32 (3 mil). Fig.61 SSOP14 (5.3 mm). January
20 16 1 MBK357 1 MBK Fig.62 SSOP16 (4.4 mm). Fig.63 SSOP16 (5.3 mm). 15 MBK MBK Fig.64 SSOP2 (4.4 mm). Fig. SSOP2 (5.3 mm). January
21 13 MBK MBK Fig.66 SSOP24 (5.3 mm). Fig.67 SSOP28 (5.3 mm). 1 MBK MBK Fig.68 SSOP36 (7.5 mm). Fig.69 SSOP56 (7.5 mm). January
22 75 7 MBK MBK Fig.7 TQFP44 (1 1 1 mm). Fig.71 TQFP64 (1 1 1 mm). MBK37 6 MBK Fig.72 TQFP8 ( mm). Fig.73 TQFP1 ( mm). January
23 18 MBK MBK Fig.74 TSSOP14 (4.4 mm). Fig.75 TSSOP16 (4.4 mm). 15 MBK MBK Fig.76 TSSOP2 (4.4 mm). Fig.77 TSSOP24 (4.4 mm). January
24 13 MBK MBK Fig.78 TSSOP28 (4.4 mm). Fig.79 TSSOP48 (6.1 mm) MBK MBK Fig.8 TSSOP56 (6.1 mm). Fig.81 VSO4 FeNi (7.5 mm). January
25 18 MBK Fig.82 VSO56 FeNi (11 mm). THERMAL RESISTANCE (R th(j-c) ) DATA TABLES - POWER PACKAGES (1) PACKAGE NAME PHILIPS OUTLINE CODE R th(j-c) GLUED DIE R th(j-c) SOLDERED DIE DBS9MPF SOT to 12. n.a. DBS9P SOT to 4..8 to 3. DBS13P SOT to 4..8 to 3. DBS17P SOT to 4..8 to 3. DBS23P SOT411-1 n.a..8 to 3. HSOP2 SOT to 4..8 to 3. RBS9MPF SOT to 12. n.a. RDBS13P SOT to 4..8 to 3. SIL9MPF SOT to 12. n.a. SIL9P SOT to 4..8 to 3. SIL13P SOT to 4..8 to 3. Note 1. a) Almost all of the values in the table were determined with measurements. b) Low values should be used with a large die, high values should be used with a small die. January
26
Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)
EIA/JEDEC STANDARD Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air) EIA/JESD51-2 DECEMBER 1995 ELECTRONIC INDUSTRIES ASSOCIATION ENGINEERING DEPARTMENT NOTICE
More informationThermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance
Thermal Characterization of Packaged RFIC, Modeled vs. Measured Junction to Ambient Thermal Resistance Steven Brinser IBM Microelectronics Abstract Thermal characterization of a semiconductor device is
More informationTEST METHOD FOR STILL- AND FORCED-AIR JUNCTION-TO- AMBIENT THERMAL RESISTANCE MEASUREMENTS OF INTEGRATED CIRCUIT PACKAGES
SEMI G38-0996 N/A SEMI 1987, 1996 TEST METHOD FOR STILL- AND FORCED-AIR JUNCTION-TO- AMBIENT THERMAL RESISTANCE MEASUREMENTS OF INTEGRATED CIRCUIT PACKAGES 1 Purpose The purpose of this test is to determine
More informationA Guide to Board Layout for Best Thermal Resistance for Exposed Packages
A Guide to Board Layout for Best Thermal Resistance for Exposed Packages Table of Contents 1.0 Abstract... 2 2.0 Introduction... 2 3.0 DOE of PCB (Printed Circuit Board) Design... 2 4.0 Test Methodology...
More informationThermal Management of SMT LED Application Note
hermal Management of SM LED Application Note Introduction o achieve reliability and optimal performance of LED Light sources a proper thermal management design is necessary. Like all electronic components,
More informationTechnical Notes. Introduction. PCB (printed circuit board) Design. Issue 1 January 2010
Technical Notes Introduction Thermal Management for LEDs Poor thermal management can lead to early LED product failure. This Technical Note discusses thermal management techniques and good system design.
More informationDATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5
DISCRETE SEMICONDUCTORS DATA SHEET ook, halfpage M3D09 Supersedes data of 2004 Aug 5 2004 Oct 25 FEATURES High h FE and low V CEsat at high current operation High collector current capability: I C maximum
More informationDATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.
DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D087 Supersedes data of 2002 Nov 15 2003 Nov 25 FEATURES High current Three current gain selections 1.4 W total power dissipation. APPLICATIONS Linear
More informationBoundary Condition Dependency
Boundary Condition Dependency of Junction to Case Thermal Resistance Introduction The junction to case ( ) thermal resistance of a semiconductor package is a useful and frequently utilized metric in thermal
More informationDATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 23 Nov 2 24 Nov 5 FEATURES High current Two current gain selections. APPLICATIONS Linear voltage regulators High side switches
More informationDATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D86 Supersedes data of 2003 Dec 0 2004 Nov 05 FEATURES High current. APPLICATIONS Linear voltage regulators Low side switch Supply line switch for negative
More informationUnderstanding Thermal Characteristic of SOT-223 Package
Application Note Neil Nien AN044 January 2016 Understanding Thermal Characteristic of SOT-223 Package Abstract For power ICs, the thermal parameters of different packages should be compliant with different
More informationDATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D9 Supersedes data of 2003 Jun 17 2004 Nov 08 FEATURES SOT89 (SC-62) package Low collector-emitter saturation voltage V CEsat High collector current
More informationNPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.
Rev. 02 14 July 2005 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD)
More informationHLMP-1600, HLMP-1601, HLMP-1620, HLMP-1621 HLMP-1640, HLMP-1641, HLMP-3600, HLMP-3601 HLMP-3650, HLMP-3651, HLMP-3680, HLMP-3681
HLMP-16, HLMP-161, HLMP-162, HLMP-1621 HLMP-16, HLMP-161, HLMP-36, HLMP-361 HLMP-365, HLMP-3651, HLMP-368, HLMP-3681 T 1 3 / (5 mm), T-1 (3 mm), 5 Volt, 12 Volt, Integrated Resistor LED Lamps Data Sheet
More informationN-channel TrenchMOS logic level FET
M3D315 Rev. 3 23 January 24 Product data 1. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 2. Features Low on-state resistance Fast switching
More informationDATA SHEET. HEF4794B 8-stage shift-and-store register LED driver INTEGRATED CIRCUITS Jun 30
INTEGRATE CIRCUITS ATA SHEET 8-stage shift-and-store register LE driver Supersedes data of 1994 Jul 01 File under Integrated Circuits, IC04 1999 Jun 30 APPLICATIONS Automotive Industrial. GENERAL ESCRIPTION
More informationAgilent HLMP-CW18, HLMP-CW19, HLMP-CW28, HLMP-CW29, HLMP-CW38, HLMP-CW39 T-1 3/4 Precision Optical Performance White LED Data Sheet
Agilent HLMP-CW18, HLMP-CW19, HLMP-CW28, HLMP-CW29, HLMP-CW38, HLMP-CW39 T-1 3/4 Precision Optical Performance White LED Data Sheet Description These Super Bright Precision Optical Performance LED lamps
More informationSEMICONDUCTOR THERMAL MEASUREMENT PROCEDURE
SEMICONDUCTOR TERMAL MEASUREMENT PROCEDURE The following general procedure is equally applicable to either JEDEC or SEMI thermal measurement standards for integrated circuits and thermal test die. 1. Determine
More informationComponent & Board Level Cooling.
> Component & Board Level Cooling www.resheji.com (C) Flomerics Ltd 2002 Section Title Components PCBs Packages Interface Materials Heat Sinks Thermoelectric Coolers Heat Pipes Printed Circuit Boards
More informationMIL-STD-750D METHOD THERMAL RESISTANCE MEASUREMENTS OF GaAs MOSFET's (CONSTANT CURRENT FORWARD-BIASED GATE VOLTAGE METHOD)
TERMAL RESISTANCE MEASUREMENTS OF GaAs MOSFET's (CONSTANT CURRENT FORWARD-BIASED GATE VOLTAGE METOD) 1. Purpose. The purpose of this test method is to measure the thermal resistance of the MESFET under
More informationc. VH: Heating voltage between the collector and emitter.
TERMAL IMPEDANCE MEASUREMENTS FOR INSULATED GATE BIPOLAR TRANSISTORS (DELTA GATE-EMITTER ON VOLTAGE METOD) 1. Purpose. The purpose of this test method is to measure the thermal impedance of the IGBT under
More information74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.
Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationDATA SHEET. BYG70 series Fast soft-recovery controlled avalanche rectifiers DISCRETE SEMICONDUCTORS Jun 05
DISCRETE SEMICONDUCTORS DATA SHEET, halfpage M3D168 BYG7 series File under Discrete Semiconductors, SC1 1996 Jun 5 BYG7 series FEATURES Glass passivated High maximum operating temperature Low leakage current
More informationTHERMAL IMPEDANCE (RESPONSE) TESTING OF DIODES
METHOD 3101.3 THERMAL IMPEDANCE (RESPONSE) TESTING OF DIODES 1. Purpose. The purpose of this test is to determine the thermal performance of diode devices. This can be done in two ways, steady-state thermal
More informationMIL-STD-750 NOTICE 5 METHOD
MIL-STD-750 *STEADY-STATE THERMAL IMPEDANCE AND TRANSIENT THERMAL IMPEDANCE TESTING OF TRANSISTORS (DELTA BASE EMITTER VOLTAGE METHOD) * 1. Purpose. The purpose of this test is to determine the thermal
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23
INTEGRTED CIRCUITS DT SHEET Supersedes data of 993 Sep 0 2003 Jul 23 FETURES Complies with JEDEC standard no. 8- ESD protection: HBM EI/JESD22-4- exceeds 2000 V MM EI/JESD22-5- exceeds 200 V. Specified
More informationDATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 27 2004 Oct 11 FEATURES Low current (max. 200 ma) Low voltage (max. 15 V). APPLICATIONS High-speed switching. PINNING
More informationDISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.
DISCRETE SEMICONDUCTORS DATA SHEET M3D07 Supersedes data of 996 Mar 9 200 Sep 05 FEATURES Low forward voltage Guard ring protected Small plastic SMD package. APPLICATIONS Ultra high-speed switching Voltage
More informationSI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.
M3D35 Rev. 2 7 February 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Low gate charge Low
More informationINTEGRATED CIRCUITS DATA SHEET. 74LVC08A Quad 2-input AND gate. Product specification Supersedes data of 2002 Oct Feb 24
INTEGRTED CIRCUITS DT SHEET Supersedes data of 2002 Oct 30 2003 Feb 24 FETURES 5 V tolerant inputs for interfacing with 5 V logic Wide supply voltage range from 1.2 to 3.6 V CMOS low power consumption
More informationDATA SHEET. 74ALVC16244; 74ALVCH V/3.3 V 16-bit buffer/line driver (3-state) INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET Supersedes data of 1998 Jun 29 2003 May 14 FEATURES Wide supply voltage range from 1.2 to 3.6 V CMOS low power consumption MultiByte flow-through standard pin-out architecture
More informationSemiconductor Thermal Resistance Standards versus Real Life. Bernie Siegal Thermal Engineering Associates, Inc.
Semiconductor Thermal Resistance Standards versus Real Life Bernie Siegal Thermal Engineering Associates, Inc. bsiegal@thermengr.com Overview Introduction Objective Temperature vs. Thermal Current Standard
More informationINTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
More informationDATA SHEET. BF908WR N-channel dual-gate MOS-FET. Philips Semiconductors DISCRETE SEMICONDUCTORS Apr 25
DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC7 1995 Apr 25 Philips Semiconductors FEATURES High forward transfer admittance Short channel transistor with high forward transfer
More informationBUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.
M3D3 Rev. 1 29 January 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using Philips General-Purpose Automotive TrenchMOS
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationDATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω Supersedes data of 2004 Jun 02 2004 Jun 24 FEATURES Built-in bias resistors
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationTrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.
M3D88 Rev. 2 2 November 21 Product data 1. Description in a plastic package using TrenchMOS 1 technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level
More informationPMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.
Rev. 2 24 March 25 Product data sheet 1. Product profile 1.1 General description Dual N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationBF545A; BF545B; BF545C
Rev. 3 5 August 24 Product data sheet. Product profile. General description N-channel symmetrical silicon junction field-effect transistors in a SOT23 package. CAUTION This device is sensitive to electrostatic
More informationINTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
More informationT h e rm i s t o r s
Data Pack E Issued March 00 - T h e rm i s t o r s NTC thermistors The R S range of NTC thermistors includes standard tolerance negative temperature coefficient thermistors, a range of small close tolerance
More informationDATA SHEET. BYD63 Ripple blocking diode DISCRETE SEMICONDUCTORS Jun 10
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D9 Supersedes data of November 995 File under Discrete Semiconductors, SC 996 Jun FEATURES Glass passivated High maximum operating temperature Low leakage
More informationDISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D32 PBSS424DPN 4 V low V CEsat NPN/PNP transistor 23 Feb 2 FEATURES Low collector-emitter saturation voltage V CEsat High collector current capability
More informationAN829. PolarPAK Thermal Impedance (Rth) vs. Heat Sink Assembly Clamping Torque. Vishay Siliconix. By Kandarp Pandya
PolarPAK Thermal Impedance (Rth) vs. Heat Sink Assembly Clamping Torque By Kandarp Pandya INTRODUCTION PolarPAK, the innovative power MOSFET package from, provides enhanced thermal performance, especially
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.
INTEGRTED CIRCUITS DT SHEET Quad 2-input NND gate Supersedes data of 1997 ug 26 2003 Jun 30 Quad 2-input NND gate FETURES Complies with JEDEC standard no. 8-1 ESD protection: HBM EI/JESD22-114- exceeds
More informationAgilent HLMP-FWxx 5mm Extra Bright Flat Top InGaN White LED Lamps. Data Sheet
Agilent HLMP-FWxx 5mm Extra Bright Flat Top InGaN White LED Lamps. Data Sheet HLMP-FW66, HLMP-FW67 Description These high intensity white LED lamps are based on InGaN material technology. A blue LED die
More informationDATA SHEET. BAT54W series Schottky barrier (double) diodes DISCRETE SEMICONDUCTORS Mar 19. Product specification Supersedes data of October 1993
DISCRETE SEMICONDUCTORS DATA SHEET ook, halfpage MD088 Supersedes data of October 199 1996 Mar 19 FEATURES Low forward voltage Guard ring protected Very small SMD package. APPLICATIONS Ultra high-speed
More informationDesign Guidelines for SFT Chipsets Assembly
Design Guidelines for SFT Chipsets Assembly SFT-10 SFT-16 SFT-20 Table of Contents 1. Design Guidelines 2 1.1 Electrical Insulation 2 1.2 Thermal Management 3 2. Available Reference Designs for Thermal
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting
3-to-8 line decoder, demultiplexer with address latches; inverting Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible
More informationDATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.
DISCRETE SEMICONDUCTORS DATA SHEET age M3D087 PBSS4540Z 40 V low V CEsat NPN transistor Supersedes data of 2001 Jul 24 2001 Nov 14 FEATURES Low collector-emitter saturation voltage High current capabilities
More informationThermal Management of Golden DRAGON LED Application Note
Thermal Management of Golden DRAGON LED Application Note Introduction The Golden DRAGON Package is the newest member of the OSRAM SMT package family. The Golden DRAGON LED consists of a leadframe with
More informationan alternative approach to junction-to-case thermal resistance measurements
an alternative approach to junction-to-case thermal resistance measurements Bernie Siegal Thermal Engineering Associates, Inc. Introduction As more and more integrated circuits dissipate power at levels
More informationCHAPTER 5 PACKAGE CHARACTERIZATION. Introduction. Terminology. Measurement Methods. Thermal Characterization Parameter (ψ JT ) Thermal Test Boards
CHAPTER 5 PACKAGE CHARACTERIZATION Introduction Terminology Measurement Methods Thermal Characterization Parameter (ψ JT ) Thermal Test Boards Thermal Data Reports Electrical Characterization Methodology
More information1. Packaging Outline Dimensions Specifications ) Absolute Maximum Ratings (Ta=25 C)... 4
Table of contents 1. Packaging Outline Dimensions... 3 2. Specifications... 4 1) Absolute Maximum Ratings (Ta=25 C)... 4 2) Typical Electro-Optical Characteristics (Ta=25 C)... 5 3. Product Code & Ranks...
More informationDATA SHEET. BYD77 series Ultra fast low-loss controlled avalanche rectifiers DISCRETE SEMICONDUCTORS May 24
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D Supersedes data of December 99 File under Discrete Semiconductors, SC 996 May 4 FEATURES Glass passivated High maximum operating temperature Low leakage
More informationDATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D19 Supersedes data of 1997 Jun 2 22 May 22 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown. APPLICATIONS Line
More information8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
More informationPHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.
M3D87 Rev. 2 3 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT223.
More informationDATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 22 Feb 4 24 Feb 6 FEATURES Low current (max. 1 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification. PINNING PIN 1
More informationData Sheet. HLMP-D150 T-1 3 /4 (5 mm), T-1 (3 mm), Low Current, Double Heterojunction AlGaAs Red LED Lamps HLMP-D150/D155, HLMP-K150/K155
HLMP-D150 T-1 3 /4 (5 mm), T-1 (3 mm), Low Current, Double Heterojunction AlGaAs Red LED Lamps Data Sheet HLMP-D150/D155, HLMP-K150/K155 Description These solid state LED lamps utilize newly developed
More informationThe Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1
Ročník 2012 Číslo VI The Increasing Importance of the Thermal Management for Modern Electronic Packages B. Psota 1, I. Szendiuch 1 1 Department of Microelectronics, Faculty of Electrical Engineering and
More informationNPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.
Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2
More informationMAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features
MAU Series W, Miniature SIP, Single & DC/DC s Key Features Efficiency up to 0 Isolation MTBF >,000,000 Hours Low Cost Input,, and Output 3.3,,9,,,{,{9,{ and { Temperature Performance -0 to UL 9V-0 Package
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More informationDATA SHEET. BYV2100 Fast soft-recovery controlled avalanche rectifier DISCRETE SEMICONDUCTORS. Product specification 1996 Oct 07. handbook, 2 columns
DISCRETE SEMICONDUCTORS DATA SHEET handbook, columns M3D6 BYV 996 Oct 7 BYV FEATURES Glass passivated High maximum operating temperature Low leakage current Excellent stability Guaranteed avalanche energy
More informationData Sheet. HLMP-4700 T-1 3 / 4 (5 mm), T-1 (3 mm), Low Current LED Lamps HLMP-4700, HLMP-4719, HLMP-4740 HLMP-1700, HLMP-1719, HLMP-1790
HLMP-4700 T-1 3 / 4 (5 mm), T-1 (3 mm), Low Current LED Lamps Data Sheet HLMP-4700, HLMP-4719, HLMP-4740 HLMP-1700, HLMP-1719, HLMP-1790 Description These tinted diffused LED lamps are designed and optimized
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRTED CIRCUITS DT SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationBUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).
Rev. 1 9 August 22 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using TrenchMOS technology, featuring very low on-state
More informationThe 74HC21 provide the 4-input AND function.
Rev. 03 12 November 2004 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL).
More information74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting. Product data sheet
3-to-8 line decoder, demultiplexer with address latches; inverting Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky
More informationHex inverting Schmitt trigger with 5 V tolerant input
Rev. 04 15 February 2005 Product data sheet 1. General description 2. Features 3. pplications The is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible
More informationME 4/549 Lab Assignment 5: Single Block Experiment Spring 2006 due 1 June 2006
ME 4/549 Lab Assignment 5: Single Block Experiment Spring 2006 due 1 June 2006 version May 23, 2006 1 Objective The objective of the laboratory exercise is to measure the convective heat transfer coefficient
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationDATA SHEET. TDA3601Q TDA3601AQ Multiple output voltage regulators INTEGRATED CIRCUITS Dec 13
INTEGRATED CIRCUITS DATA SHEET Supersedes data of September 1994 File under Integrated Circuits, IC01 1995 Dec 13 FEATURES Six fixed voltage regulators Three microprocessor-controlled regulators Two V
More informationMAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features
Component Distributors, Inc. ~ www.cdiweb.com ~ sales@cdiweb.com ~ -0--33 W, High Isolation SIP, Single & DC/DC s Key Features Efficiency up to 00 Isolation MTBF >,000,000 Hours Low Cost Input, and Output
More information74HC257; 74HCT257. Quad 2-input multiplexer; 3-state
Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has four identical 2-input multiplexers with
More informationDATA SHEET. BYD31 series Fast soft-recovery controlled avalanche rectifiers DISCRETE SEMICONDUCTORS Sep 18
DISCRETE SEMICONDUCTORS DATA SHEET andbook, halfpage M3D Supersedes data of 996 Jun 5 File under Discrete Semiconductors, SC 996 Sep 8 FEATURES Glass passivated High maximum operating temperature Low leakage
More informationMIL-STD-883E METHOD THERMAL CHARACTERISTICS
THERMAL CHARACTERISTICS 1. PURPOSE. The purpose of this test is to determine the thermal characteristics of microelectronic devices. This includes junction temperature, thermal resistance, case and mounting
More information8-bit serial-in/parallel-out shift register
Rev. 03 4 February 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a low-voltage, Si-gate CMOS device and is pin and function compatible with the 74HC164 and 74HCT164.
More informationDATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Jun 23 22 Feb 19 FEATURES Direct interface to C-MOS, TTL, etc. High-speed switching No secondary breakdown Low R DSon. APPLICATIONS
More informationDATA SHEET. 1N4001G to 1N4007G Rectifiers DISCRETE SEMICONDUCTORS May 24. Product specification Supersedes data of April 1992
DISCRETE SEMICONDUCTORS DATA SHEET handbook, 2 columns M3D6 Supersedes data of April 992 996 May 24 FEATURES Glass passivated High imum operating temperature Low leakage current Excellent stability Available
More informationINTEGRATED CIRCUITS DATA SHEET. 74HC1G04; 74HCT1G04 Inverter. Product specification Supersedes data of 2001 Mar May 17
INTEGRTED CIRCUITS DT SHEET Supersedes data of 2001 Mar 02 2002 May 17 FETURES Wide supply voltage range from 2.0 to 6.0 V Symmetrical output impedance High noise immunity Low power dissipation Balanced
More informationLecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
More informationEffective Thermal Management of Crystal IS LEDs. Biofouling Control Using UVC LEDs
Biofouling Control Using UVC LEDs OCTOBER 10, 2017 Effective Thermal Management of This application note describes the thermal management concepts and guidelines for the proper use of Crystal IS UVC LEDs.
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION THERMAL MANAGEMENT OF SURFACE MOUNTED TANTALUM CAPACITORS Ian Salisbury AVX-Kyocera Group Company Paignton, England TQ4 7ER Abstract: This paper covers thermal management of surface
More informationEN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.
EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at www.hest ore.hu. INTEGRTED CIRCUITS DT SHEET Supersedes data of 1990 Dec 01 2003 Jul 25 FETURES
More informationSpecification SPW08F0D
Specification SPW08F0D Drawn SSC Approval Customer Approval SPW08F0D 1. Description 2. Absolute Maximum Ratings 3. Electro Optical Characteristics 4. Characteristic Diagram 5. Reliability 6. CIE Chromaticity
More informationWW25R ±1%, ±5%, 2W Metal plate low ohm power chip resistors Size 2512 (6432)
WW25R ±1%, ±5%, 2W Metal plate low ohm power chip resistors Size 2512 (6432) Current Sensing Type Automotive AEC Q200 compliant *Contents in this sheet are subject to change without prior notice. Page
More informationWW25Q ±1%, ±5%, 1W Metal plate low ohm power chip resistors Size 2512 (6432)
WW25Q ±1%, ±5%, 1W Metal plate low ohm power chip resistors Size 2512 (6432) Current Sensing Type Automotive AEC Q200 compliant *Contents in this sheet are subject to change without prior notice. Page
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On February the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
More informationPMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET
M3D32 Rev. 1 13 November 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: in SOT457 (TSOP6). 2.
More informationSpecification KWT803-S
Specification KWT803-S Drawn SSC Approval CUSTOMER Approval Contents 1. Description 2. Absolute Maximum Ratings 3. Electro-Optical Characteristics 4. Characteristic Graph 5. Reliability Test Item and Condition
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFQ19 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC14 September 1995 DESCRIPTION PINNING NPN transistor in a SOT89 plastic envelope intended for application in thick and thin-film
More informationDATA SHEET. BYD11 series Controlled avalanche rectifiers DISCRETE SEMICONDUCTORS Sep 26
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D Supersedes data of April 996 File under Discrete Semiconductors, SC 996 Sep 6 FEATURES Glass passivated High maximum operating temperature Low leakage
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFR106 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC14 September 1995 DESCRIPTION PINNING NPN silicon planar epitaxial transistor in a plastic SOT3 envelope. It is primarily intended
More information