Temporal Logic Replication for Dynamically Reconfigurable FPGA Partitioning

Size: px
Start display at page:

Download "Temporal Logic Replication for Dynamically Reconfigurable FPGA Partitioning"

Transcription

1 Temporal Logic Replicaion for Dynamically Reconfigurable FPGA Pariioning Wai-Kei Mak Dep. of Compuer Science and Engineering Unieriy of Souh Florida Tampa, Florida Eangeline F.Y. Young Dep. of Compuer Science and Engineering The Chinee Unieriy of Hong Kong Shain, N.T., Hong Kong ABSTRACT In hi paper, we propoe he idea of emporal logic replicaion in dynamically reconfigurable field-programmable gae array pariioning o reduce communicaion co. Temporal logic replicaion ha neer been explored before. We define he min-area min-cu replicaion problem gien a k-age emporal pariion aifying all emporal conrain and deie an opimal algorihm o ole hi problem. We hae alo deied a flow-baed replicaion heuriic in cae here i a igh area bound ha limi he amoun of replicaion. In addiion, we will preen a correc nework flow model for pariioning equenial circui emporally. Caegorie and Subjec Decripor B.7.2 [Inegraed Circui]: Deign Aid Layou; J.6 [Compuer Applicaion]: Compuer-Aided Engineering Compuer-aided deign General Term Algorihm, Deign, Performance. INTRODUCTION A ery large circui can be pariioned ino a number of ubcircui implemened by a e of inerconneced fieldprogrammable gae array (FPGA). Thi ype of pariioning i known a paial pariioning. Howeer, new dynamically reconfigurable FPGA (DRFPGA) offer a new poibiliy. In hi paper, we addre he pariioning problem for DRFPGA wih emporal logic replicaion for communicaion co reducion. Dynamically reconfigurable FPGA allow dynamic reue of logic block and wire egmen by employing more han one on-chip SRAM bi o conrol hem. Thi enable he execuion of a big compuaional ak ha oherwie canno be fied ino a FPGA by emporally pariioning he ak on a DRFPGA[5]. Permiion o make digial or hard copie of all or par of hi work for peronal or claroom ue i graned wihou fee proided ha copie are no made or diribued for profi or commercial adanage and ha copie bear hi noice and he full ciaion on he fir page. To copy oherwie, o republih, o po on erer or o rediribue o li, require prior pecific permiion and/or a fee. ISPD 02, April 7-0, 2002, San Diego, California, USA. Copyrigh 2002 ACM /02/ $5.00. To implemen a large circui on a DRFPGA, i ha o be pariioned ino muliple age. The configuraion of he DRFPGA will be wiched coninuouly o implemen each age one by one in order o perform he funcion of he original circui. Fig. how a circui pariioned ino age o 4, he execuion equence will be ; 2; ; 4; ; 2; ; 4;:::. In order o enure ha all compuaion will be performed correcly when he circui i diided ino age, cerain emporal conrain mu be aified. For example, o pariion a combinaional circui for implemenaion on a DRF- PGA, each logic node mu be aigned o a age no laer han any of he node ha receie inpu from i o enure he correcne of he compuaion of hoe node. A large circui PI emporally hare he ame hardware 2 4 PO a uer cycle Figure : Temporal Pariioning of a circui. In emporal pariioning, each ignal generaed in a age mu be buffered unil he age i i la needed. We define he communicaion co a a age a he number of ignal ha need o be buffered a he end of ha age. An example i hown in Fig. 2. The oupu of node a ha o be buffered a he end of age 2 and hould remain buffered unil age 4. I i known ha he orage needed for buffering up ignal creae a coniderable oerhead[2]. Hence an objecie in emporal pariioning i o minimize he communicaion co. In paial pariioning, i i known ha logic replicaion can be performed o reduce he number of inerconnecion beween componen [7, 8, 6, 4]. Howeer, replicaing logic emporally ha neer been uggeed or ineigaed before. In hi paper, we conider uing emporal logic replicaion o effeciely exploi he lack logic capaciy of a age o reduce he communicaion co. We define he min-area min-cu replicaion problem o opimally reduce he communicaion co gien a k-age emporal pariion aifying all emporal conrain. We preen an opimal algorihm o ole hi problem. We will alo preen a flow-baed replicaion 90

2 Sage communicaion co 2 4 a 4 Figure 2: Communicaion co. heuriic in cae here i a igh area bound ha limi he amoun of replicaion.. Relaed Work A number of heuriic algorihm hae been propoed for emporal pariioning. They include a li-cheduling baed algorihm in [2], a force-direced cheduling algorihm in [2, ], a nework-flow baed algorihm in [9], and a probabiliybaed ieraie-improemen algorihm in [4]. Recenly, an exac ineger linear programming formulaion of he problem wa gien in []. We noe ha he ineger linear programming approach can achiee beer reul a he expene of much larger runime, and i feaible only for mall circui ize. Bu none of hee work conider emporal logic replicaion. Here we propoe o apply emporal logic replicaion afer a pre-pariion i found, hence, i i compaible wih all preiouly propoed emporal pariioning algorihm. Neerhele, we alo deigned a new efficien hierarchical flow-baed algorihm for compuing pre-pariion wihou replicaion in hi paper. I i found ha our hierarchical flow-baed algorihm compare faorably wih he preiouly propoed algorihm..2 Paper Organizaion The re of he paper i organized a follow. In Secion 2, we will formulae he emporal pariioning problem for DRFPGA. In Secion, we will preen ahierarchical flow-baed mehod o compue a emporal pre-pariion. In Secion 4, we define he min-area min-cu replicaion problem gien a k-age emporal pariion aifying all emporal conrain and we will preen an opimal algorihm o ole hi problem. We will alo preen a flow-baed replicaion heuriic in cae here i a igh area bound ha limi he amoun of replicaion. Experimenal reul will be repored in Secion 5 and we will conclude he paper in Secion PROBLEM FORMULATION Differen archiecure [5, ] hae been propoed for DRF- PGA. In hi paper, we arge our problem formulaion on he Xilinx model []. Howeer, we emphaize ha one can eaily modify he formulaion and our algorihm for oher archiecure. We follow he formulaion and noaion ued in [9, 4] for emporal pariioning under he Xilinx model. A uer cycle i a cycle ha pae hrough all age (ee Fig. ). Gien a circui, we diinguih beween wo ype of node in he circui: combinaional node (C-node) and flip-flop node (FF-node). Noe ha a combinaional circui ha combinaional node only bu a equenial circui ha boh combinaional node and flip-flop node. The following rule mu be followed when a circui i pariioned for implemenaion on a DRFPGA o enure he correcne of he compuaion:. Each combinaional node mu be cheduled in a age no laer han any of i fanou node. 2. Each flip-flop node mu be cheduled in a age no earlier han any of i fanin node.. Each flip-flop node mu be cheduled in a age no earlier han any of i fanou node. (Thi guaranee ha all node uing he alue of he flip-flop will ue he alue compued in he preiou uer cycle.) The aboe rule can be ummarized ino wo conrain a follow. Le u μ denoe he emporal conrain ha node u mu be cheduled no laer han node. For all ne n =(; f;::: ; pg) where i he ource erminal of he ne, we hae ffl if i a C-node, hen μ j for 2 μ j μ p () ffl if i a FF-node, hen j μ for 2 μ j μ q (2) If he ource erminal of a ne i a C-node, we call he ne a C-ype ne. If he ource erminal of a ne i a FFnode, we call he ne a FF-ype ne. For a C-ype ne, i daum will be ued in ame uer cycle ha i i generaed. I ha o be buffered from he age where i ource erminal i aigned o he la age where any of i oher erminal i aigned o. See Fig. (a) for an example. For a FF-ype ne, i daum will be ued in he nex uer cycle afer i generaion. Hence i mu be buffered in he curren uer cycle from he age where i ource erminal i aigned o all he way o he end of he curren uer cycle, and mu remain buffered from he fir age of he nex uer cycle ill he la age where any of i oher erminal i aigned o. See Fig. (b) for an example. (a) age 2 4 (b) age 2 4 cu(,2) cu(2,) cu(,4) cu(4,) Figure : (a) Sorage required by a C-ype ne. Sorage required by aff-ype ne. (b) The oal communicaion co a he end of a age i couned a follow. For a C-ype ne (; f;::: ; pg), i incur a communicaion co of a he end of each age i uch ha ()» i < max 2»j»p ( j)where () denoe he age ha node i aigned o. For a FF-ype ne (; f;::: ; pg), i incur a communicaion co of a he end of each age i uch ha ()» i» k or i < 9

3 max 2»j»p ( j) where k i he oal number of age. We noe ha he oal communicaion co a he end of age k i alway equal o he oal number of FF-node in he circui.. HIERARCHICAL FLOW-BASED TEMPO- RAL PARTITIONING A k-age emporal pariion can be obained by bipariioning a circui recuriely. An approach uing nework flow compuaion wa fir propoed by Liu and Wong [9]. Howeer, here i a pifall in he modelling of a FF-ype ne in [9] ha hough i correcly enforce he emporal conrain, i will undereimae he communicaion co when he circui i bipariioned recuriely. We will explain hi problem in ubecion. and will gie a correc modelling which enure ha he communicaion co a each age will be couned correcly when he circui i recuriely bipariioned. In addiion, we will alo how ha performing he bipariioning in a hierarchical manner will gie a beer performance guaranee han performing he bipariioning in a equenial manner a in [9].. Ne Modelling A nework flow baed approach i a imple aracie approach o ole he emporal pariioning problem becaue i can eaily handle emporal conrain by uiable nework modelling. If here exi a emporal conrain u μ meaning ha node u haobecheduled o a age no laer han ha of node, we can model hi conrain by inroducing a direced arc (; u) from o u wih infinie co in he flow nework. Recall ha for a weighed direced graph, he co of a (unidirecional) cu (X; X)(X μ X μ = ffi and X [ X μ = he erex e of he graph) i he um of he weigh of all he edge going from X o X[]. μ Therefore for any finie cu (X; X) μ compued in he nework, eiher we hae (i)u; X, or (ii) u; X, μ or (iii) u 2 X and X, μ bu we will neer hae X and u 2 X μ (oherwie he cu would hae infinie co due o arc (; u)). The ne modelling ued in [9] for compuing a bipariion of a ubcircui i hown in Fig. 4. Though he modelling in Fig. 4 correcly enforce he emporal conrain (() and (2) in Secion 2) for boh C-ype ne and FF-ype ne, i doe no coun he communicaion co due o FF-ype ne correcly. Conider a FF-ype ne n = (; f;::: ; pg). There are wo poible condiion in which he ne will incur a communicaion co in cu(i; i +) (i =; 2;::: ;k). Fir, if he ource erminal i on he lef hand ide of cu(i; i + ), ne n will incur a co of one in cu(i; i +) ince i ignal mu be buffered a he end of age i. For example, he FF-ne in Fig. (b) incur a co of one in boh cu(,4) and cu(4,). Second, if ome erminal j(2» j» p) ion he righ hand ide of cu(i; i +), ne n will incur a co of oneincu(i; i + ) ince i ignal mu be buffered a he end of age i. For example, he FF-ne in Fig. (b) incur a co of one in cu(,2). Howeer, i can be checked ha he communicaion co i no correcly accouned for byuing he FF-ype ne modelling hown in Fig. 4(b). Here we preen a new and correc modelling for FFype ne in Fig. 5. Our modelling enure ha he ize of cu(i; i + ) i correcly increaed by when he ource erminal i aigned o he lef of cu(i; i+) (ee Fig. 6(a)), or when ome j (2» j» p) i aigned o he righ of (a) (b) a C-ype ne wih wo erminal 2 a FF-ype ne wih wo erminal 2 p.. p a C-ype ne wih muliple erminal a FF-ype ne wih muliple erminal Figure 4: Ne modelling in [9]. cu(i; i + ) (ee Fig. 6(b)), bu i no affeced by he ne oherwie (ee Fig. 6(c)).. a FF-ype ne wih wo erminal p a FF-ype ne wih muliple erminal Figure 5: Correc modelling of a FF-ype ne. Node and are he ource and ink node of he conruced nework. (a) (c). p. p cu(i,i+) cu(i,i+) (b). p cu(i,i+) Figure 6: Cuing of a FF-ype ne ( ; f ;::: ; pg). (a) If i on he lef of cu(i; i +), i increae he ize of cu(i; i +) by. (b) If ome j (j =2;::: ;p) i on he righ of cu(i; i +), i increae he ize of cu(i; i +) by. (c) If i on he righ ofcu(i; i +) and j i on he lef of cu(i; i +) for all j =2;::: ;p, he ize of cu(i; i +) i no affeced by he ne..2 Area-balanced Pariion Wih he correc ne modelling, we can bipariion a circui by bipariioning i correponding flow nework uing he bipariioning heuriic FBB propoed by Yang and Wong[4]. I i an efficien max-flow min-cu heuriic ha repeaedly cu he oerized ide wih gradually increaing cu ize unil he raio of he area of he wo ide i wihin a deired range. I wa hown in [4] ha he repeaed max-flow min-cu proce can be implemened efficienly uing incremenal flow compuaion o ha i ha he ame aympoic ime complexiy a ju one max-flow compuaion, i.e., O(jV jjej). 92

4 . Hierarchical Sequenial Bipariioning There are wo poible way o obain a k-way pariion by recurie bipariioning. One poibiliy i o fir bipariion he circui ino wo par of roughly equal ize, hen he wo ubcircui are recuriely bipariioned in he ame manner unil each ubcircui can be fied ino a age. Anoher poibiliy i o ue he fir bipariioning o deermine he fir age, hen he re of he circui i repeaedly bipariioned o obain he econd age, he hird age, ec. in equenial order. We refer o he former a hierarchical bipariioning and he laer a equenial bipariioning. We adop he hierarchical bipariioning approach een hough he equenial bipariioning approach wa adoped in [9]. The hierarchical bipariioning approach can yield uperior k-age pariion oluion in comparion wih he equenial bipariioning approach. In paricular, i can be proed ha if we apply a ρ-approximaion bipariioning algorihm in a hierarchical manner, he maximum communicaion co of he reulan k-age pariion i upper bounded by O(ρ log k) r Λ where r Λ i he maximum communicaion co in an opimal k-age pariion. Howeer if we apply he ame bipariioning algorihm in a equenial manner, he maximum communicaion co of he reulan k-age pariion i upper bounded by O(ρk) r Λ. The ame reul i known for a imilar problem, he minimum cu linear arrangemen problem (ee [0]), and can be proed imilarly..4 Timing Opimizaion In order o minimize he execuion ime of a age, we hould balance he widh of all age. Therefore when we fir bipariion a circui, he lengh of he longe pah on boh ide hould be upper bounded by dd=2e where D i he lengh of he longe pah in he circui. Le ffi O() denoe he lengh of he longe pah from node o ome primary oupu and ffi I() denoe he lengh of he longe pah from ome primary inpu o node. When we fir bipariion he circui ino (X; μ X), anynode wih ffi I() > dd=2e mu be aigned o μ X, oherwie here would be a pah of lengh greaer han dd=2e in X. Similarly, any node wih ffi O() > dd=2e mu be aigned o X, oherwie here would be a pah of lengh greaer han dd=2e in μ X. In general, a ube of node can be preaigned o heir proper age before pariioning. So when we perform bipariioning o compue cu(i; i + ), all node ha are pre-aigned o age o i are collaped o he ource node of he nework, and all node ha are preaigned o age i + o k are collaped o he ink node of he nework. We noe ha hi doe no only guaranee he iming performance of he compued oluion, i alo reduce he running ime of he pariioning proce. 4. TEMPORAL REPLICATION Temporal logic replicaion exploi he lack logic capaciy of a age o reduce he communicaion co. The degree of he communicaion co reducion by emporal replicaion depend on he amoun of replicaion allowed, which in urn depend on he gae uilizaion per age of he pre-pariion on he DRFPGA. We aume ha a k-age emporal pariion wihou replicaion ha been compued. The commu- Thi upper bound can be relaxed minimally if here doe no exi an area-balanced bipariion under he original bound. nicaion co a he end of age i i equal o he ize of cu (i; i +). We can reduce he cu ize by carefully replicaing ome node in age i o age i +. For example, Fig. 7(a) how a 4-age emporal pariion wihou replicaion, he communicaion co a he end of age 2 can be reduced from 4 o by replicaing node j o age a hown in Fig. 7(b). Noe ha ince we ar wih an original pariion ha already aifie eery emporal conrain, we do no hae o worry abou he emporal conrain when we perform replicaion. For example, in Fig. 7(b), he replica of node j in age doe no need o precede node l becaue node l can ge i correc inpu from he original copy of node j in age 2. (a) age a 2 4 g h i d b (b) age 2 4 a b c d e f j j k g h i l m e m Figure 7: Replicaion for communicaion co reducion. (a) Before replicaing node j. (b) Afer replicaing node j. (C-ype ne: (a; fb; hg), (b; fe; cg), (d; feg), (e; ff; jg), (g; fhg), (h; fig), (i; fe; mg), (j; fl; kg) FF-ype ne: (m; fhg)) Below we define he min-cu replicaion problem and he min-area min-cu replicaion problem. Since here i an upper bound on he area of each age in pracice, i i deirable o minimize he amoun of replicaion. We howha he min-area min-cu replicaion problem can be oled opimally byaflow-baed algorihm. In cae he age area bound i ufficienly large, i uffice o apply hi algorihm ha ole he min-area min-cu replicaion problem opimally. In cae i i no, we hae alo deied a heuriic algorihm o compue replicaion e o effeciely reduce he communicaion co wihou exceeding he age area bound. Min-cu replicaion problem Compue a ube of node in age i for replicaion ino age i + uch ha afer replicaion he communicaion co a age i i maximally reduced (i =;::: ;k 2 ). Min-area min-cu replicaion problem Compue a minimum ube of node in age i for replicaion ino age i+ uch ha afer replicaion he communicaion co a age i i maximally reduced (i =;::: ;k ). We conider he min-area min-cu replicaion problem. Le V i denoe he e of node in age i in he original pariion before replicaion. Le R i be he e of node replicaed from age i o age i +. Obere haby replicaing R i 2 Noe ha he number of buffer required a he end of age k i alway equal o he number of flip-flop node in he circui and canno be reduced by replicaion. j l c k f 9

5 ino age i +, he original buffer required for buffering up he oupu ignal of R i for age i + can be remoed (becaue R i will alo be in age i + afer replicaion), bu new buffer are required o buffer any oupu ignal of V i R i ha i ued by R i in age i+. Hence he min-area min-cu replicaion problem i equialen o he problem of compuing a minimum cu (V i R i;r i) uch ha jr ij i minimized. We can ole hi problem by uing a flow baed mehod in a nework G 0 i =(Vi 0 ;Ei). 0 Vi 0 = V i [ B i [f; g where B i i he e of original buffer required a he end of age i, and and are he ource and ink node added for flow compuaion. Each ne (; f;::: ; pg) inagei i modelled by a e of arc in he form of a ar a hown in Fig. 8 o ha he cu ize i increaed by wheneer he ource erminal i in V i R i bu ome oher erminal of he ne are in R i. There i an infinie capaciy arc (b; ) for each nodeb 2 B i. Finally, here i an infinie capaciy arc (; ) for each node V i ha i a primary inpu (e.g. node d in Fig. 7(a)) or a node ha receie any buffered inpu from he preiou age (e.g. node b and i in Fig. 7(a)). Thi i o aoid geing he riial minimum cu oluion (V i R i;r i) where R i = V i. Fig. 9 how he flow nework for compuing a replicaion e for age 2 of he pariion in Fig. 7(a). A maximum flow from o can be compued for he conruced nework G 0 i. Taking R i = f V i : 9 an augmening pah from o in G 0 ig, wegeaminimum cu (V i R i;r i)uch ha jr ij i minimized[5]. In oher word, we ge a minimum replicaion e R i uch ha he communicaion co a age i i maximally reduced. 2 Two-erminal ne... Muli-erminal ne Figure 8: Ne modelling for replicaion e compuaion. V 2 R 2 b d i e m R 2 j a minimum cu Figure 9: Nework for compuing a replicaion e for age 2 of he pariion in Fig. 7(a). If he age area bound i ufficienly large, i uffice o ole he min-area min-cu replicaion problem a decribed aboe. If no, we can ue he oluion of he min-area mincu replicaion problem a he aring poin. Suppoe R i i he replicaion e compued for he min-area min-cu replicaion problem bu jv i+j + jr ij exceed he age area bound. We can adap he repeaed max-flow min-cu proce decribed in Secion.2 o repeaedly cu he oerized replicaion e R i o obain maller replicaion e wih gradually increaing cu ize unil jv i+j + jr ij i wihin he required ize. The replicaion algorihm i gien below. Noe ha emporal conrain can be afely ignored in replicaion. l p Min-cu Replicaion under Sage Area Bound Inpu: Sage index i (» i» k ). Sage area bound A. Oupu: Replicaion e R i for replicaion from age i o age i +.. Conruc replicaion nework G 0 i. 2. Compue a maximum flow from o. Le R i = f V i : 9 an augmening pah from o g and X = V i R i.. If jv i+ j + jr i j»a hen op and reurn R i Collape all node in X o ; 4.2 Collape o anode R i ; 4. Goo 2. Gien a pre-pariion, we apply he following procedure o reduce he maximum communicaion co. Temporal Replicaion for Communicaion Co Reducion. Idenify he age i (i =;::: ;k ).. he number of buffer required a he end of age i i maximum. 2. If replicaion ha been performed from age i o age i+, op; oherwie, perform replicaion from age i o age i + and goo ep. 5. EXPERIMENTAL RESULTS We implemened our flow-baed replicaion algorihm for communicaion co reducion and he hierarchical flow-baed emporal pariioning algorihm for compuing pre-pariion wihou replicaion. We performed a number of experimen. Fir, we performed a e of experimen o compare he performance of our hierarchical flow-baed approach wih wo of he be heuriic repored in lieraure [9, 4]. The fir heuriic i FBP-m[9] which ue a equenial flow-baed approach, and he econd i PAT[4] which ue a probabiliybaed ieraie-improemen approach. A in [9] and [4], we applied our hierarchical flow-baed emporal pariioning algorihm for balanced pariioning ino eigh age uch ha he ize of each agei beween b0:95n=8c and d:05n=8e where n i he oal number of node in he circui. The ame e of MCNC Pariioning9 benchmark circui were ued a in [9] and [4]. The characeriic of he circui are hown in Table. The reul are hown in Table 2. Our hierarchical flow-baed pariioner ouperformed FBPm, a imilar flow-baed pariioner bu performing bipariioning in a equenial manner, for all bu one benchmark circui. I alo obained beer reul han PAT for en ou of he hireen benchmark circui. Table : Benchmark circui characeriic. Circui # Node # Ne Circui # Node # Ne c c c c A poined ou a he beginning of Secion 4, he degree of communicaion co reducion by emporal logic replicaion depend on he gae uilizaion per age of he pre-pariion on he DRFPGA. For experimenal purpoe, we imply aume ha he area of each age afer replicaion can be increaed o dffn=8e for ff = : and ff = :2. The re- 94

6 Table 2: Reul of 8-age pariioning wihou replicaion. Circui Max communicaion co Our Impr (%) FBP-m PAT Our FBP-m PAT c c c c aerage ul are hown in Table. All he pre-pariion were compued byourhierarchical flow-baed pariioner uch ha each age conain beween b0:95n=8c and d:05n=8e of he node. The fifh column and he eighh column how he percenage of node ha are acually replicaed for ff =: and ff = :2, repeciely. For ff = :, he communicaion co wa reduced by 7.8% on aerage wih only 2.8% of node replicaed. For ff = :2, he communicaion co wa reduced by 0.94% on aerage wih only 4.46% of node replicaed. Table : Communicaion co reducion by replicaion. (C = maximum communicaion co, Imp = improemen, Rep = node replicaed) Rep. Wih replicaion Circui No. ff =: ff =:2 C C Imp Rep C Imp Rep (%) (%) (%) (%) c c c c aerage CONCLUSIONS In hi paper, we inroduced he concep of emporal logic replicaion for DRFPGA pariioning. We conidered uing emporal logic replicaion o effeciely exploi he lack logic capaciy of a age o reduce he communicaion co. We formulaed he min-area min-cu replicaion problem and preened an opimal algorihm o ole i. For he cae ha here i a igh area bound ha limi he amoun of replicaion, we preened a flow-baed replicaion heuriic. In addiion, we alo preened a correc nework flow model for pariioning equenial circui emporally and deied a new hierarchical flow-baed pariioner for compuing prepariion aifying all emporal conrain. Acknowledgemen We would like o hank Prof. Yao-Wen Chang for helpful dicuion on [4]. 7. REFERENCES [] R.K. Ahuja, T.L. Magnani, and J.B. Orlin, Nework Flow: Theory, Algorihm, and Applicaion, Prenice Hall, 99. [2] D. Chang and M. Marek-Sadowka, Buffer Minimizaion and Time-muliplexed I/O on Dynamically Reconfigurable FPGA", in Proc. of he ACM Inernaional Sympoium on Field Programmable Gae Array, pp , 997. [] D. Chang and M. Marek-Sadowka, Pariioning Sequenial Circui on Dynamically Reconfigurable FPGA", in Proc. of he ACM Inernaional Sympoium on Field Programmable Gae Array, pp. 6-67, 998. [4] M.C.T. Chao, G.M. Wu, I.H.R. Jiang, and Y.W. Chang, A Cluering and Probabiliy-baed Approach for Time-muliplexed FPGA Pariioning", in Proc. of he IEEE/ACM Inernaional Conference on Compuer-Aided Deign, pp , 999. [5] A. DeHon, DPGA-coupled Microproceor: Commodiy IC for he Early 2 Cenury", in Proc. of IEEE Workhop on FPGA for Cuom Compuing Machine, pp. -9, 994. [6] J. Hwang and A. El Gamal, Min-Cu Replicaion in Pariioned Nework", IEEE Tran. on CAD, ol. 4(), pp , Jan [7] C. Kring and A.R. Newon, A Cell-replicaing Approach o Mincu-Baed Circui Pariioning", in Proc. of he IEEE Inernaional Conference on Compuer-Aided Deign, pp. 2-5, 99. [8] R. Ku»znar, F. Brglez, and B. Zajc, A Unified Co Model for Min-Cu Pariioning wih Replicaion Applied o Opimizaion of Large Heerogeneou FPGA Pariion", in Proc. of he ACM European Deign Auomaion Conf., pp , 994. [9] H. Liu and D.F. Wong, Nework Flow Baed Circui Pariioning for Time-Muliplexed FPGA", in Proc. of he IEEE Inernaional Conference on Compuer-Aided Deign, pp , 998. [0] D.B. Shmoy, Cu Problem and Their Applicaion o Diide-and-Conquer", Approximaion Algorihm for NP-hard Problem, (D.S. Hochbaum, ed.) PWS, pp , 997. [] S. Trimberger, A Time-Muliplexed FPGA", in Proc. of IEEE Sympoium on Field-Programmable Cuom Compuing Machine, pp , 997. [2] S. Trimberger, Scheduling Deign ino a Time-Muliplexed FPGA", in Proc. of he ACM Inernaional Sympoium on Field Programmable Gae Array, pp. 5-60, 998. [] G.M. Wu, J.M. Lin, and Y.W. Chang, Generic ILP-Baed Approache for Time-Muliplexed FPGA Pariioning", IEEE Tran. on CAD, ol. 20(0), pp , Oc [4] H. Yang and D.F. Wong, Efficien Nework Flow baed Min-Cu Balanced Pariioning", in Proc. of he IEEE/ACM Inernaional Conference on Compuer-Aided Deign, pp , 994. [5] H. Yang and D.F. Wong, New Algorihm for Min-Cu Replicaion in Pariioned Circui", in Proc. of he IEEE In'l Conf. on Compuer-Aided Deign, pp ,

Main Reference: Sections in CLRS.

Main Reference: Sections in CLRS. Maximum Flow Reied 09/09/200 Main Reference: Secion 26.-26. in CLRS. Inroducion Definiion Muli-Source Muli-Sink The Ford-Fulkeron Mehod Reidual Nework Augmening Pah The Max-Flow Min-Cu Theorem The Edmond-Karp

More information

Network Flow. Data Structures and Algorithms Andrei Bulatov

Network Flow. Data Structures and Algorithms Andrei Bulatov Nework Flow Daa Srucure and Algorihm Andrei Bulao Algorihm Nework Flow 24-2 Flow Nework Think of a graph a yem of pipe We ue hi yem o pump waer from he ource o ink Eery pipe/edge ha limied capaciy Flow

More information

Problem Set If all directed edges in a network have distinct capacities, then there is a unique maximum flow.

Problem Set If all directed edges in a network have distinct capacities, then there is a unique maximum flow. CSE 202: Deign and Analyi of Algorihm Winer 2013 Problem Se 3 Inrucor: Kamalika Chaudhuri Due on: Tue. Feb 26, 2013 Inrucion For your proof, you may ue any lower bound, algorihm or daa rucure from he ex

More information

Algorithms and Data Structures 2011/12 Week 9 Solutions (Tues 15th - Fri 18th Nov)

Algorithms and Data Structures 2011/12 Week 9 Solutions (Tues 15th - Fri 18th Nov) Algorihm and Daa Srucure 2011/ Week Soluion (Tue 15h - Fri 18h No) 1. Queion: e are gien 11/16 / 15/20 8/13 0/ 1/ / 11/1 / / To queion: (a) Find a pair of ube X, Y V uch ha f(x, Y) = f(v X, Y). (b) Find

More information

Algorithmic Discrete Mathematics 6. Exercise Sheet

Algorithmic Discrete Mathematics 6. Exercise Sheet Algorihmic Dicree Mahemaic. Exercie Shee Deparmen of Mahemaic SS 0 PD Dr. Ulf Lorenz 7. and 8. Juni 0 Dipl.-Mah. David Meffer Verion of June, 0 Groupwork Exercie G (Heap-Sor) Ue Heap-Sor wih a min-heap

More information

Network Flows: Introduction & Maximum Flow

Network Flows: Introduction & Maximum Flow CSC 373 - lgorihm Deign, nalyi, and Complexiy Summer 2016 Lalla Mouaadid Nework Flow: Inroducion & Maximum Flow We now urn our aenion o anoher powerful algorihmic echnique: Local Search. In a local earch

More information

CS4445/9544 Analysis of Algorithms II Solution for Assignment 1

CS4445/9544 Analysis of Algorithms II Solution for Assignment 1 Conider he following flow nework CS444/944 Analyi of Algorihm II Soluion for Aignmen (0 mark) In he following nework a minimum cu ha capaciy 0 Eiher prove ha hi aemen i rue, or how ha i i fale Uing he

More information

1 Motivation and Basic Definitions

1 Motivation and Basic Definitions CSCE : Deign and Analyi of Algorihm Noe on Max Flow Fall 20 (Baed on he preenaion in Chaper 26 of Inroducion o Algorihm, 3rd Ed. by Cormen, Leieron, Rive and Sein.) Moivaion and Baic Definiion Conider

More information

The Residual Graph. 12 Augmenting Path Algorithms. Augmenting Path Algorithm. Augmenting Path Algorithm

The Residual Graph. 12 Augmenting Path Algorithms. Augmenting Path Algorithm. Augmenting Path Algorithm Augmening Pah Algorihm Greedy-algorihm: ar wih f (e) = everywhere find an - pah wih f (e) < c(e) on every edge augmen flow along he pah repea a long a poible The Reidual Graph From he graph G = (V, E,

More information

Admin MAX FLOW APPLICATIONS. Flow graph/networks. Flow constraints 4/30/13. CS lunch today Grading. in-flow = out-flow for every vertex (except s, t)

Admin MAX FLOW APPLICATIONS. Flow graph/networks. Flow constraints 4/30/13. CS lunch today Grading. in-flow = out-flow for every vertex (except s, t) /0/ dmin lunch oday rading MX LOW PPLIION 0, pring avid Kauchak low graph/nework low nework direced, weighed graph (V, ) poiive edge weigh indicaing he capaciy (generally, aume ineger) conain a ingle ource

More information

The Residual Graph. 11 Augmenting Path Algorithms. Augmenting Path Algorithm. Augmenting Path Algorithm

The Residual Graph. 11 Augmenting Path Algorithms. Augmenting Path Algorithm. Augmenting Path Algorithm Augmening Pah Algorihm Greedy-algorihm: ar wih f (e) = everywhere find an - pah wih f (e) < c(e) on every edge augmen flow along he pah repea a long a poible The Reidual Graph From he graph G = (V, E,

More information

Randomized Perfect Bipartite Matching

Randomized Perfect Bipartite Matching Inenive Algorihm Lecure 24 Randomized Perfec Biparie Maching Lecurer: Daniel A. Spielman April 9, 208 24. Inroducion We explain a randomized algorihm by Ahih Goel, Michael Kapralov and Sanjeev Khanna for

More information

CSC 364S Notes University of Toronto, Spring, The networks we will consider are directed graphs, where each edge has associated with it

CSC 364S Notes University of Toronto, Spring, The networks we will consider are directed graphs, where each edge has associated with it CSC 36S Noe Univeriy of Torono, Spring, 2003 Flow Algorihm The nework we will conider are direced graph, where each edge ha aociaed wih i a nonnegaive capaciy. The inuiion i ha if edge (u; v) ha capaciy

More information

Network Flow Applications

Network Flow Applications Hopial problem Neork Flo Applicaion Injured people: n Hopial: k Each peron need o be brough o a hopial no more han 30 minue aay Each hopial rea no more han n/k" people Gien n, k, and informaion abou people

More information

Graphs III - Network Flow

Graphs III - Network Flow Graph III - Nework Flow Flow nework eup graph G=(V,E) edge capaciy w(u,v) 0 - if edge doe no exi, hen w(u,v)=0 pecial verice: ource verex ; ink verex - no edge ino and no edge ou of Aume every verex v

More information

18 Extensions of Maximum Flow

18 Extensions of Maximum Flow Who are you?" aid Lunkwill, riing angrily from hi ea. Wha do you wan?" I am Majikhie!" announced he older one. And I demand ha I am Vroomfondel!" houed he younger one. Majikhie urned on Vroomfondel. I

More information

Matching. Slides designed by Kevin Wayne.

Matching. Slides designed by Kevin Wayne. Maching Maching. Inpu: undireced graph G = (V, E). M E i a maching if each node appear in a mo edge in M. Max maching: find a max cardinaliy maching. Slide deigned by Kevin Wayne. Biparie Maching Biparie

More information

Soviet Rail Network, 1955

Soviet Rail Network, 1955 7.1 Nework Flow Sovie Rail Nework, 19 Reerence: On he hiory o he ranporaion and maximum low problem. lexander Schrijver in Mah Programming, 91: 3, 00. (See Exernal Link ) Maximum Flow and Minimum Cu Max

More information

Algorithm Design and Analysis

Algorithm Design and Analysis Algorihm Deign and Analyi LECTURE 0 Nework Flow Applicaion Biparie maching Edge-dijoin pah Adam Smih 0//0 A. Smih; baed on lide by E. Demaine, C. Leieron, S. Rakhodnikova, K. Wayne La ime: Ford-Fulkeron

More information

Introduction to Congestion Games

Introduction to Congestion Games Algorihmic Game Theory, Summer 2017 Inroducion o Congeion Game Lecure 1 (5 page) Inrucor: Thoma Keelheim In hi lecure, we ge o know congeion game, which will be our running example for many concep in game

More information

Flow networks. Flow Networks. A flow on a network. Flow networks. The maximum-flow problem. Introduction to Algorithms, Lecture 22 December 5, 2001

Flow networks. Flow Networks. A flow on a network. Flow networks. The maximum-flow problem. Introduction to Algorithms, Lecture 22 December 5, 2001 CS 545 Flow Nework lon Efra Slide courey of Charle Leieron wih mall change by Carola Wenk Flow nework Definiion. flow nework i a direced graph G = (V, E) wih wo diinguihed verice: a ource and a ink. Each

More information

Soviet Rail Network, 1955

Soviet Rail Network, 1955 Sovie Rail Nework, 1 Reference: On he hiory of he ranporaion and maximum flow problem. Alexander Schrijver in Mah Programming, 1: 3,. Maximum Flow and Minimum Cu Max flow and min cu. Two very rich algorihmic

More information

4/12/12. Applications of the Maxflow Problem 7.5 Bipartite Matching. Bipartite Matching. Bipartite Matching. Bipartite matching: the flow network

4/12/12. Applications of the Maxflow Problem 7.5 Bipartite Matching. Bipartite Matching. Bipartite Matching. Bipartite matching: the flow network // Applicaion of he Maxflow Problem. Biparie Maching Biparie Maching Biparie maching. Inpu: undireced, biparie graph = (, E). M E i a maching if each node appear in a mo one edge in M. Max maching: find

More information

Reminder: Flow Networks

Reminder: Flow Networks 0/0/204 Ma/CS 6a Cla 4: Variou (Flow) Execie Reminder: Flow Nework A flow nework i a digraph G = V, E, ogeher wih a ource verex V, a ink verex V, and a capaciy funcion c: E N. Capaciy Source 7 a b c d

More information

Greedy. I Divide and Conquer. I Dynamic Programming. I Network Flows. Network Flow. I Previous topics: design techniques

Greedy. I Divide and Conquer. I Dynamic Programming. I Network Flows. Network Flow. I Previous topics: design techniques Algorihm Deign Technique CS : Nework Flow Dan Sheldon April, reedy Divide and Conquer Dynamic Programming Nework Flow Comparion Nework Flow Previou opic: deign echnique reedy Divide and Conquer Dynamic

More information

Flow Networks. Ma/CS 6a. Class 14: Flow Exercises

Flow Networks. Ma/CS 6a. Class 14: Flow Exercises 0/0/206 Ma/CS 6a Cla 4: Flow Exercie Flow Nework A flow nework i a digraph G = V, E, ogeher wih a ource verex V, a ink verex V, and a capaciy funcion c: E N. Capaciy Source 7 a b c d e Sink 0/0/206 Flow

More information

u(t) Figure 1. Open loop control system

u(t) Figure 1. Open loop control system Open loop conrol v cloed loop feedbac conrol The nex wo figure preen he rucure of open loop and feedbac conrol yem Figure how an open loop conrol yem whoe funcion i o caue he oupu y o follow he reference

More information

! Abstraction for material flowing through the edges. ! G = (V, E) = directed graph, no parallel edges.

! Abstraction for material flowing through the edges. ! G = (V, E) = directed graph, no parallel edges. Sovie Rail Nework, haper Nework Flow Slide by Kevin Wayne. opyrigh Pearon-ddion Weley. ll righ reerved. Reference: On he hiory of he ranporaion and maximum flow problem. lexander Schrijver in Mah Programming,

More information

, the. L and the L. x x. max. i n. It is easy to show that these two norms satisfy the following relation: x x n x = (17.3) max

, the. L and the L. x x. max. i n. It is easy to show that these two norms satisfy the following relation: x x n x = (17.3) max ecure 8 7. Sabiliy Analyi For an n dimenional vecor R n, he and he vecor norm are defined a: = T = i n i (7.) I i eay o how ha hee wo norm aify he following relaion: n (7.) If a vecor i ime-dependen, hen

More information

CHAPTER 7: SECOND-ORDER CIRCUITS

CHAPTER 7: SECOND-ORDER CIRCUITS EEE5: CI RCUI T THEORY CHAPTER 7: SECOND-ORDER CIRCUITS 7. Inroducion Thi chaper conider circui wih wo orage elemen. Known a econd-order circui becaue heir repone are decribed by differenial equaion ha

More information

Random Walk with Anti-Correlated Steps

Random Walk with Anti-Correlated Steps Random Walk wih Ani-Correlaed Seps John Noga Dirk Wagner 2 Absrac We conjecure he expeced value of random walks wih ani-correlaed seps o be exacly. We suppor his conjecure wih 2 plausibiliy argumens and

More information

CS 473G Lecture 15: Max-Flow Algorithms and Applications Fall 2005

CS 473G Lecture 15: Max-Flow Algorithms and Applications Fall 2005 CS 473G Lecure 1: Max-Flow Algorihm and Applicaion Fall 200 1 Max-Flow Algorihm and Applicaion (November 1) 1.1 Recap Fix a direced graph G = (V, E) ha doe no conain boh an edge u v and i reveral v u,

More information

To become more mathematically correct, Circuit equations are Algebraic Differential equations. from KVL, KCL from the constitutive relationship

To become more mathematically correct, Circuit equations are Algebraic Differential equations. from KVL, KCL from the constitutive relationship Laplace Tranform (Lin & DeCarlo: Ch 3) ENSC30 Elecric Circui II The Laplace ranform i an inegral ranformaion. I ranform: f ( ) F( ) ime variable complex variable From Euler > Lagrange > Laplace. Hence,

More information

Network Flows UPCOPENCOURSEWARE number 34414

Network Flows UPCOPENCOURSEWARE number 34414 Nework Flow UPCOPENCOURSEWARE number Topic : F.-Javier Heredia Thi work i licened under he Creaive Common Aribuion- NonCommercial-NoDeriv. Unpored Licene. To view a copy of hi licene, vii hp://creaivecommon.org/licene/by-nc-nd/./

More information

Average Case Lower Bounds for Monotone Switching Networks

Average Case Lower Bounds for Monotone Switching Networks Average Cae Lower Bound for Monoone Swiching Nework Yuval Filmu, Toniann Piai, Rober Robere, Sephen Cook Deparmen of Compuer Science Univeriy of Torono Monoone Compuaion (Refreher) Monoone circui were

More information

Today s topics. CSE 421 Algorithms. Problem Reduction Examples. Problem Reduction. Undirected Network Flow. Bipartite Matching. Problem Reductions

Today s topics. CSE 421 Algorithms. Problem Reduction Examples. Problem Reduction. Undirected Network Flow. Bipartite Matching. Problem Reductions Today opic CSE Algorihm Richard Anderon Lecure Nework Flow Applicaion Prolem Reducion Undireced Flow o Flow Biparie Maching Dijoin Pah Prolem Circulaion Loweround conrain on flow Survey deign Prolem Reducion

More information

Maximum Flow and Minimum Cut

Maximum Flow and Minimum Cut // Sovie Rail Nework, Maximum Flow and Minimum Cu Max flow and min cu. Two very rich algorihmic problem. Cornerone problem in combinaorial opimizaion. Beauiful mahemaical dualiy. Nework Flow Flow nework.

More information

More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t)

More Digital Logic. t p output. Low-to-high and high-to-low transitions could have different t p. V in (t) EECS 4 Spring 23 Lecure 2 EECS 4 Spring 23 Lecure 2 More igial Logic Gae delay and signal propagaion Clocked circui elemens (flip-flop) Wriing a word o memory Simplifying digial circuis: Karnaugh maps

More information

Algorithm Design and Analysis

Algorithm Design and Analysis Algorihm Deign and Analyi LECTURES 17 Nework Flow Dualiy of Max Flow and Min Cu Algorihm: Ford-Fulkeron Capaciy Scaling Sofya Rakhodnikova S. Rakhodnikova; baed on lide by E. Demaine, C. Leieron, A. Smih,

More information

CSE 521: Design & Analysis of Algorithms I

CSE 521: Design & Analysis of Algorithms I CSE 52: Deign & Analyi of Algorihm I Nework Flow Paul Beame Biparie Maching Given: A biparie graph G=(V,E) M E i a maching in G iff no wo edge in M hare a verex Goal: Find a maching M in G of maximum poible

More information

EECE 301 Signals & Systems Prof. Mark Fowler

EECE 301 Signals & Systems Prof. Mark Fowler EECE 31 Signal & Syem Prof. Mark Fowler Noe Se #27 C-T Syem: Laplace Tranform Power Tool for yem analyi Reading Aignmen: Secion 6.1 6.3 of Kamen and Heck 1/18 Coure Flow Diagram The arrow here how concepual

More information

Max Flow, Min Cut COS 521. Kevin Wayne Fall Soviet Rail Network, Cuts. Minimum Cut Problem. Flow network.

Max Flow, Min Cut COS 521. Kevin Wayne Fall Soviet Rail Network, Cuts. Minimum Cut Problem. Flow network. Sovie Rail Nework, Max Flow, Min u OS Kevin Wayne Fall Reference: On he hiory of he ranporaion and maximum flow problem. lexander Schrijver in Mah Programming, :,. Minimum u Problem u Flow nework.! Digraph

More information

TP B.2 Rolling resistance, spin resistance, and "ball turn"

TP B.2 Rolling resistance, spin resistance, and ball turn echnical proof TP B. olling reiance, pin reiance, and "ball urn" upporing: The Illuraed Principle of Pool and Billiard hp://billiard.coloae.edu by Daid G. Alciaore, PhD, PE ("Dr. Dae") echnical proof originally

More information

6/3/2009. CS 244 Algorithm Design Instructor: t Artur Czumaj. Lecture 8 Network flows. Maximum Flow and Minimum Cut. Minimum Cut Problem.

6/3/2009. CS 244 Algorithm Design Instructor: t Artur Czumaj. Lecture 8 Network flows. Maximum Flow and Minimum Cut. Minimum Cut Problem. Maximum Flow and Minimum Cu CS lgorihm Deign Inrucor: rur Czumaj Lecure Nework Max and min cu. Two very rich algorihmic problem. Cornerone problem in combinaorial opimizaion. Beauiful mahemaical dualiy.

More information

6.8 Laplace Transform: General Formulas

6.8 Laplace Transform: General Formulas 48 HAP. 6 Laplace Tranform 6.8 Laplace Tranform: General Formula Formula Name, ommen Sec. F() l{ f ()} e f () d f () l {F()} Definiion of Tranform Invere Tranform 6. l{af () bg()} al{f ()} bl{g()} Lineariy

More information

16 Max-Flow Algorithms and Applications

16 Max-Flow Algorithms and Applications Algorihm A proce canno be underood by opping i. Underanding mu move wih he flow of he proce, mu join i and flow wih i. The Fir Law of Mena, in Frank Herber Dune (196) There a difference beween knowing

More information

6.302 Feedback Systems Recitation : Phase-locked Loops Prof. Joel L. Dawson

6.302 Feedback Systems Recitation : Phase-locked Loops Prof. Joel L. Dawson 6.32 Feedback Syem Phae-locked loop are a foundaional building block for analog circui deign, paricularly for communicaion circui. They provide a good example yem for hi cla becaue hey are an excellen

More information

Dynamic Programming 11/8/2009. Weighted Interval Scheduling. Weighted Interval Scheduling. Unweighted Interval Scheduling: Review

Dynamic Programming 11/8/2009. Weighted Interval Scheduling. Weighted Interval Scheduling. Unweighted Interval Scheduling: Review //9 Algorihms Dynamic Programming - Weighed Ineral Scheduling Dynamic Programming Weighed ineral scheduling problem. Insance A se of n jobs. Job j sars a s j, finishes a f j, and has weigh or alue j. Two

More information

Please Complete Course Survey. CMPSCI 311: Introduction to Algorithms. Approximation Algorithms. Coping With NP-Completeness. Greedy Vertex Cover

Please Complete Course Survey. CMPSCI 311: Introduction to Algorithms. Approximation Algorithms. Coping With NP-Completeness. Greedy Vertex Cover Pleae Complee Coure Survey CMPSCI : Inroducion o Algorihm Dealing wih NP-Compleene Dan Sheldon hp: //owl.oi.uma.edu/parner/coureevalsurvey/uma/ Univeriy of Maachue Slide Adaped from Kevin Wayne La Compiled:

More information

Physics 240: Worksheet 16 Name

Physics 240: Worksheet 16 Name Phyic 4: Workhee 16 Nae Non-unifor circular oion Each of hee proble involve non-unifor circular oion wih a conan α. (1) Obain each of he equaion of oion for non-unifor circular oion under a conan acceleraion,

More information

Learning Objectives: Practice designing and simulating digital circuits including flip flops Experience state machine design procedure

Learning Objectives: Practice designing and simulating digital circuits including flip flops Experience state machine design procedure Lab 4: Synchronous Sae Machine Design Summary: Design and implemen synchronous sae machine circuis and es hem wih simulaions in Cadence Viruoso. Learning Objecives: Pracice designing and simulaing digial

More information

Math 2214 Solution Test 1 B Spring 2016

Math 2214 Solution Test 1 B Spring 2016 Mah 14 Soluion Te 1 B Spring 016 Problem 1: Ue eparaion of ariable o ole he Iniial alue DE Soluion (14p) e =, (0) = 0 d = e e d e d = o = ln e d uing u-du b leing u = e 1 e = + where C = for he iniial

More information

They were originally developed for network problem [Dantzig, Ford, Fulkerson 1956]

They were originally developed for network problem [Dantzig, Ford, Fulkerson 1956] 6. Inroducion... 6. The primal-dual algorihmn... 6 6. Remark on he primal-dual algorihmn... 7 6. A primal-dual algorihmn for he hore pah problem... 8... 9 6.6 A primal-dual algorihmn for he weighed maching

More information

Introduction to SLE Lecture Notes

Introduction to SLE Lecture Notes Inroducion o SLE Lecure Noe May 13, 16 - The goal of hi ecion i o find a ufficien condiion of λ for he hull K o be generaed by a imple cure. I urn ou if λ 1 < 4 hen K i generaed by a imple curve. We will

More information

Sample Final Exam (finals03) Covering Chapters 1-9 of Fundamentals of Signals & Systems

Sample Final Exam (finals03) Covering Chapters 1-9 of Fundamentals of Signals & Systems Sample Final Exam Covering Chaper 9 (final04) Sample Final Exam (final03) Covering Chaper 9 of Fundamenal of Signal & Syem Problem (0 mar) Conider he caual opamp circui iniially a re depiced below. I LI

More information

Maximum Flow in Planar Graphs

Maximum Flow in Planar Graphs Maximum Flow in Planar Graph Planar Graph and i Dual Dualiy i defined for direced planar graph a well Minimum - cu in undireced planar graph An - cu (undireced graph) An - cu The dual o he cu Cu/Cycle

More information

Implementation of 64-Point FFT Processor Based on Radix-2 Using Verilog

Implementation of 64-Point FFT Processor Based on Radix-2 Using Verilog Inernaional Journal of Engineering Reearch & Technology (IJERT) Implemenaion of 64-oin roceor Baed on Radix-2 Uing Verilog T.TIRUALA KOTESWARA RAO 1, S. SARATH CHANDRA 2 Suden of. Tech Deparmen of Elecronic

More information

7.5 Bipartite Matching. Chapter 7. Network Flow. Matching. Bipartite Matching

7.5 Bipartite Matching. Chapter 7. Network Flow. Matching. Bipartite Matching Chaper. Biparie Maching Nework Flow Slide by Kein Wayne. Copyrigh 00 Pearon-Addion Weley. All righ reered. Maching Biparie Maching Maching. Inpu: undireced graph G = (V, E). M E i a maching if each node

More information

T L. t=1. Proof of Lemma 1. Using the marginal cost accounting in Equation(4) and standard arguments. t )+Π RB. t )+K 1(Q RB

T L. t=1. Proof of Lemma 1. Using the marginal cost accounting in Equation(4) and standard arguments. t )+Π RB. t )+K 1(Q RB Elecronic Companion EC.1. Proofs of Technical Lemmas and Theorems LEMMA 1. Le C(RB) be he oal cos incurred by he RB policy. Then we have, T L E[C(RB)] 3 E[Z RB ]. (EC.1) Proof of Lemma 1. Using he marginal

More information

3.1.3 INTRODUCTION TO DYNAMIC OPTIMIZATION: DISCRETE TIME PROBLEMS. A. The Hamiltonian and First-Order Conditions in a Finite Time Horizon

3.1.3 INTRODUCTION TO DYNAMIC OPTIMIZATION: DISCRETE TIME PROBLEMS. A. The Hamiltonian and First-Order Conditions in a Finite Time Horizon 3..3 INRODUCION O DYNAMIC OPIMIZAION: DISCREE IME PROBLEMS A. he Hamilonian and Firs-Order Condiions in a Finie ime Horizon Define a new funcion, he Hamilonian funcion, H. H he change in he oal value of

More information

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Civil and Environmental Engineering

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Civil and Environmental Engineering MASSACHUSETTS INSTITUTE OF TECHNOLOGY Deparmen of Civil and Environmenal Engineering 1.731 Waer Reource Syem Lecure 17 River Bain Planning Screening Model Nov. 7 2006 River Bain Planning River bain planning

More information

1 Review of Zero-Sum Games

1 Review of Zero-Sum Games COS 5: heoreical Machine Learning Lecurer: Rob Schapire Lecure #23 Scribe: Eugene Brevdo April 30, 2008 Review of Zero-Sum Games Las ime we inroduced a mahemaical model for wo player zero-sum games. Any

More information

2. VECTORS. R Vectors are denoted by bold-face characters such as R, V, etc. The magnitude of a vector, such as R, is denoted as R, R, V

2. VECTORS. R Vectors are denoted by bold-face characters such as R, V, etc. The magnitude of a vector, such as R, is denoted as R, R, V ME 352 VETS 2. VETS Vecor algebra form he mahemaical foundaion for kinemaic and dnamic. Geomer of moion i a he hear of boh he kinemaic and dnamic of mechanical em. Vecor anali i he imehonored ool for decribing

More information

Performance Comparison of LCMV-based Space-time 2D Array and Ambiguity Problem

Performance Comparison of LCMV-based Space-time 2D Array and Ambiguity Problem Inernaional journal of cience Commerce and umaniie Volume No 2 No 3 April 204 Performance Comparion of LCMV-baed pace-ime 2D Arra and Ambigui Problem 2 o uan Chang and Jin hinghia Deparmen of Communicaion

More information

20. Applications of the Genetic-Drift Model

20. Applications of the Genetic-Drift Model 0. Applicaions of he Geneic-Drif Model 1) Deermining he probabiliy of forming any paricular combinaion of genoypes in he nex generaion: Example: If he parenal allele frequencies are p 0 = 0.35 and q 0

More information

EE202 Circuit Theory II

EE202 Circuit Theory II EE202 Circui Theory II 2017-2018, Spring Dr. Yılmaz KALKAN I. Inroducion & eview of Fir Order Circui (Chaper 7 of Nilon - 3 Hr. Inroducion, C and L Circui, Naural and Sep epone of Serie and Parallel L/C

More information

Single-Pass-Based Heuristic Algorithms for Group Flexible Flow-shop Scheduling Problems

Single-Pass-Based Heuristic Algorithms for Group Flexible Flow-shop Scheduling Problems Single-Pass-Based Heurisic Algorihms for Group Flexible Flow-shop Scheduling Problems PEI-YING HUANG, TZUNG-PEI HONG 2 and CHENG-YAN KAO, 3 Deparmen of Compuer Science and Informaion Engineering Naional

More information

CMPS 6610/4610 Fall Flow Networks. Carola Wenk Slides adapted from slides by Charles Leiserson

CMPS 6610/4610 Fall Flow Networks. Carola Wenk Slides adapted from slides by Charles Leiserson CMP 6610/4610 Fall 2016 Flow Nework Carola Wenk lide adaped rom lide by Charle Leieron Max low and min c Fndamenal problem in combinaorial opimizaion Daliy beween max low and min c Many applicaion: Biparie

More information

Maximum Flow 5/6/17 21:08. Presentation for use with the textbook, Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015

Maximum Flow 5/6/17 21:08. Presentation for use with the textbook, Algorithm Design and Applications, by M. T. Goodrich and R. Tamassia, Wiley, 2015 Maximm Flo 5/6/17 21:08 Preenaion for e ih he exbook, Algorihm Deign and Applicaion, by M. T. Goodrich and R. Tamaia, Wiley, 2015 Maximm Flo χ 4/6 4/7 1/9 2015 Goodrich and Tamaia Maximm Flo 1 Flo Neork

More information

Today: Max Flow Proofs

Today: Max Flow Proofs Today: Max Flow Proof COSC 58, Algorihm March 4, 04 Many of hee lide are adaped from everal online ource Reading Aignmen Today cla: Chaper 6 Reading aignmen for nex cla: Chaper 7 (Amorized analyi) In-Cla

More information

Selfish Routing. Tim Roughgarden Cornell University. Includes joint work with Éva Tardos

Selfish Routing. Tim Roughgarden Cornell University. Includes joint work with Éva Tardos Selfih Rouing Tim Roughgarden Cornell Univeriy Include join work wih Éva Tardo 1 Which roue would you chooe? Example: one uni of raffic (e.g., car) wan o go from o delay = 1 hour (no congeion effec) long

More information

Removing Useless Productions of a Context Free Grammar through Petri Net

Removing Useless Productions of a Context Free Grammar through Petri Net Journal of Compuer Science 3 (7): 494-498, 2007 ISSN 1549-3636 2007 Science Publicaions Removing Useless Producions of a Conex Free Grammar hrough Peri Ne Mansoor Al-A'ali and Ali A Khan Deparmen of Compuer

More information

Maximum Network Lifetime in Wireless Sensor Networks with Adjustable Sensing Ranges

Maximum Network Lifetime in Wireless Sensor Networks with Adjustable Sensing Ranges 1 Maximum Nework Lifeime in Wirele Senor Nework wih Adjuable Sening Range Mihaela Cardei, Jie Wu, Mingming Lu, and Mohammad O. Pervaiz Abrac Thi paper addree he arge coverage problem in wirele enor nework

More information

20/20 20/20 0/5 0/5 20/20 20/20 5/5 0/5 0/5 5/5 0/20 25/30 20/20 30/30 20/20 0/5 5/5 20/20 0/5 0/5 15/20 15/25 20/20 10/10

20/20 20/20 0/5 0/5 20/20 20/20 5/5 0/5 0/5 5/5 0/20 25/30 20/20 30/30 20/20 0/5 5/5 20/20 0/5 0/5 15/20 15/25 20/20 10/10 Annoncemen CSEP Applied Algorihm Richard Anderon Lecre 9 Nework Flow Applicaion Reading for hi week 7.-7.. Nework flow applicaion Nex week: Chaper 8. NP-Compleene Final exam, March 8, 6:0 pm. A UW. hor

More information

Let. x y. denote a bivariate time series with zero mean.

Let. x y. denote a bivariate time series with zero mean. Linear Filer Le x y : T denoe a bivariae ime erie wih zero mean. Suppoe ha he ime erie {y : T} i conruced a follow: y a x The ime erie {y : T} i aid o be conruced from {x : T} by mean of a Linear Filer.

More information

TRADITIONAL. MAP: Multi-Constrained Anypath Routing in Wireless Mesh Networks. 1 Introduction

TRADITIONAL. MAP: Multi-Constrained Anypath Routing in Wireless Mesh Networks. 1 Introduction MAP: Muli-Conrained Anypah Rouing in Wirele Meh Nework Xi Fang, Member, IEEE, Dejun Yang, Member, IEEE, and Guoliang Xue, Fellow, IEEE Abrac Anypah rouing ha been propoed o improve he performance of unreliable

More information

Solutions for Assignment 2

Solutions for Assignment 2 Faculy of rs and Science Universiy of Torono CSC 358 - Inroducion o Compuer Neworks, Winer 218 Soluions for ssignmen 2 Quesion 1 (2 Poins): Go-ack n RQ In his quesion, we review how Go-ack n RQ can be

More information

Chapter 7: Inverse-Response Systems

Chapter 7: Inverse-Response Systems Chaper 7: Invere-Repone Syem Normal Syem Invere-Repone Syem Baic Sar ou in he wrong direcion End up in he original eady-ae gain value Two or more yem wih differen magniude and cale in parallel Main yem

More information

Buckling of a structure means failure due to excessive displacements (loss of structural stiffness), and/or

Buckling of a structure means failure due to excessive displacements (loss of structural stiffness), and/or Buckling Buckling of a rucure mean failure due o exceive diplacemen (lo of rucural iffne), and/or lo of abiliy of an equilibrium configuraion of he rucure The rule of humb i ha buckling i conidered a mode

More information

ARTIFICIAL INTELLIGENCE. Markov decision processes

ARTIFICIAL INTELLIGENCE. Markov decision processes INFOB2KI 2017-2018 Urech Univeriy The Neherland ARTIFICIAL INTELLIGENCE Markov deciion procee Lecurer: Silja Renooij Thee lide are par of he INFOB2KI Coure Noe available from www.c.uu.nl/doc/vakken/b2ki/chema.hml

More information

ANALYSIS OF SOME SAFETY ASSESSMENT STANDARD ON GROUNDING SYSTEMS

ANALYSIS OF SOME SAFETY ASSESSMENT STANDARD ON GROUNDING SYSTEMS ANAYSIS OF SOME SAFETY ASSESSMENT STANDARD ON GROUNDING SYSTEMS Shang iqun, Zhang Yan, Cheng Gang School of Elecrical and Conrol Engineering, Xi an Univeriy of Science & Technology, 710054, Xi an, China,

More information

Efficient Algorithms for Computing Disjoint QoS Paths

Efficient Algorithms for Computing Disjoint QoS Paths Efficien Algorihm for Compuing Dijoin QoS Pah Ariel Orda and Alexander Sprinon 1 Deparmen of Elecrical Engineering, Technion Irael Iniue of Technology, Haifa, Irael 32000 Email: ariel@eeechnionacil Parallel

More information

Timed Circuits. Asynchronous Circuit Design. Timing Relationships. A Simple Example. Timed States. Timing Sequences. ({r 6 },t6 = 1.

Timed Circuits. Asynchronous Circuit Design. Timing Relationships. A Simple Example. Timed States. Timing Sequences. ({r 6 },t6 = 1. Timed Circuis Asynchronous Circui Design Chris J. Myers Lecure 7: Timed Circuis Chaper 7 Previous mehods only use limied knowledge of delays. Very robus sysems, bu exremely conservaive. Large funcional

More information

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17

Designing Information Devices and Systems I Spring 2019 Lecture Notes Note 17 EES 16A Designing Informaion Devices and Sysems I Spring 019 Lecure Noes Noe 17 17.1 apaciive ouchscreen In he las noe, we saw ha a capacior consiss of wo pieces on conducive maerial separaed by a nonconducive

More information

13.1 Circuit Elements in the s Domain Circuit Analysis in the s Domain The Transfer Function and Natural Response 13.

13.1 Circuit Elements in the s Domain Circuit Analysis in the s Domain The Transfer Function and Natural Response 13. Chaper 3 The Laplace Tranform in Circui Analyi 3. Circui Elemen in he Domain 3.-3 Circui Analyi in he Domain 3.4-5 The Tranfer Funcion and Naural Repone 3.6 The Tranfer Funcion and he Convoluion Inegral

More information

An introduction to the theory of SDDP algorithm

An introduction to the theory of SDDP algorithm An inroducion o he heory of SDDP algorihm V. Leclère (ENPC) Augus 1, 2014 V. Leclère Inroducion o SDDP Augus 1, 2014 1 / 21 Inroducion Large scale sochasic problem are hard o solve. Two ways of aacking

More information

CHAPTER 12 DIRECT CURRENT CIRCUITS

CHAPTER 12 DIRECT CURRENT CIRCUITS CHAPTER 12 DIRECT CURRENT CIUITS DIRECT CURRENT CIUITS 257 12.1 RESISTORS IN SERIES AND IN PARALLEL When wo resisors are conneced ogeher as shown in Figure 12.1 we said ha hey are conneced in series. As

More information

PHYSICS 151 Notes for Online Lecture #4

PHYSICS 151 Notes for Online Lecture #4 PHYSICS 5 Noe for Online Lecure #4 Acceleraion The ga pedal in a car i alo called an acceleraor becaue preing i allow you o change your elociy. Acceleraion i how fa he elociy change. So if you ar fro re

More information

MAXIMUM FLOW. introduction Ford-Fulkerson algorithm maxflow-mincut theorem

MAXIMUM FLOW. introduction Ford-Fulkerson algorithm maxflow-mincut theorem MAXIMUM FLOW inroducion Ford-Fulkeron algorihm maxflow-mincu heorem Mincu problem Inpu. An edge-weighed digraph, ource verex, and arge verex. each edge ha a poiive capaciy capaciy 9 10 4 15 15 10 5 8 10

More information

5.2 GRAPHICAL VELOCITY ANALYSIS Polygon Method

5.2 GRAPHICAL VELOCITY ANALYSIS Polygon Method ME 352 GRHICL VELCITY NLYSIS 52 GRHICL VELCITY NLYSIS olygon Mehod Velociy analyi form he hear of kinemaic and dynamic of mechanical yem Velociy analyi i uually performed following a poiion analyi; ie,

More information

Discussion Session 2 Constant Acceleration/Relative Motion Week 03

Discussion Session 2 Constant Acceleration/Relative Motion Week 03 PHYS 100 Dicuion Seion Conan Acceleraion/Relaive Moion Week 03 The Plan Today you will work wih your group explore he idea of reference frame (i.e. relaive moion) and moion wih conan acceleraion. You ll

More information

18.03SC Unit 3 Practice Exam and Solutions

18.03SC Unit 3 Practice Exam and Solutions Sudy Guide on Sep, Dela, Convoluion, Laplace You can hink of he ep funcion u() a any nice mooh funcion which i for < a and for > a, where a i a poiive number which i much maller han any ime cale we care

More information

An Inventory Replenishment Model for Deteriorating Items with Time-varying Demand and Shortages using Genetic Algorithm

An Inventory Replenishment Model for Deteriorating Items with Time-varying Demand and Shortages using Genetic Algorithm An Invenory Replenihmen odel for Deerioraing Iem wih ime-varying Demand and Shorage uing Geneic Algorihm An Invenory Replenihmen odel for Deerioraing Iem wih ime-varying Demand and Shorage uing Geneic

More information

arxiv: v1 [cs.cg] 21 Mar 2013

arxiv: v1 [cs.cg] 21 Mar 2013 On he rech facor of he Thea-4 graph Lui Barba Proenji Boe Jean-Lou De Carufel André van Renen Sander Verdoncho arxiv:1303.5473v1 [c.cg] 21 Mar 2013 Abrac In hi paper we how ha he θ-graph wih 4 cone ha

More information

Vehicle Arrival Models : Headway

Vehicle Arrival Models : Headway Chaper 12 Vehicle Arrival Models : Headway 12.1 Inroducion Modelling arrival of vehicle a secion of road is an imporan sep in raffic flow modelling. I has imporan applicaion in raffic flow simulaion where

More information

What is maximum Likelihood? History Features of ML method Tools used Advantages Disadvantages Evolutionary models

What is maximum Likelihood? History Features of ML method Tools used Advantages Disadvantages Evolutionary models Wha i maximum Likelihood? Hiory Feaure of ML mehod Tool ued Advanage Diadvanage Evoluionary model Maximum likelihood mehod creae all he poible ree conaining he e of organim conidered, and hen ue he aiic

More information

CONTROL SYSTEMS. Chapter 10 : State Space Response

CONTROL SYSTEMS. Chapter 10 : State Space Response CONTROL SYSTEMS Chaper : Sae Space Repone GATE Objecive & Numerical Type Soluion Queion 5 [GATE EE 99 IIT-Bombay : Mark] Conider a econd order yem whoe ae pace repreenaion i of he form A Bu. If () (),

More information

QoS-Oriented Distributed Opportunistic Scheduling for Wireless Networks with Hybrid Links

QoS-Oriented Distributed Opportunistic Scheduling for Wireless Networks with Hybrid Links Globecom 2013 - Wirele Neworking Sympoium QoS-Oriened Diribued Opporuniic Scheduling for Wirele Nework wih Hybrid Link Wenguang Mao, Shanhan Wu, and Xudong Wang UM-SJU Join Iniue, Shanghai Jiao ong Univeriy,

More information

Price of Stability and Introduction to Mechanism Design

Price of Stability and Introduction to Mechanism Design Algorihmic Game Theory Summer 2017, Week 5 ETH Zürich Price of Sabiliy and Inroducion o Mechanim Deign Paolo Penna Thi i he lecure where we ar deigning yem which involve elfih player. Roughly peaking,

More information

Circuit Variables. AP 1.1 Use a product of ratios to convert two-thirds the speed of light from meters per second to miles per second: 1 ft 12 in

Circuit Variables. AP 1.1 Use a product of ratios to convert two-thirds the speed of light from meters per second to miles per second: 1 ft 12 in Circui Variables 1 Assessmen Problems AP 1.1 Use a produc of raios o conver wo-hirds he speed of ligh from meers per second o miles per second: ( ) 2 3 1 8 m 3 1 s 1 cm 1 m 1 in 2.54 cm 1 f 12 in 1 mile

More information