CAPACITIVE LOADS ALL UNUSED I/O'S 10pF LOADS PAGES AFXII RING PAGES 8-10 PAGE 5 FF1738 PAGE 4 XGI. DDR2 MEMORY 64 bit wide 128MB MHz

Size: px
Start display at page:

Download "CAPACITIVE LOADS ALL UNUSED I/O'S 10pF LOADS PAGES AFXII RING PAGES 8-10 PAGE 5 FF1738 PAGE 4 XGI. DDR2 MEMORY 64 bit wide 128MB MHz"

Transcription

1 MGT HRTERIZTION OR FOR V FXII OMPTILE POWER IN.0V PITIVE LOS LL UNUSE I/O'S 0pF LOS PGES - GTP/GTX0 PGE GTP/GTX PGE FXII RING PGES -0 FPG POWER SOURE ON OR REGULTION 0 MPS GTP/GTX PGE VO.V T MPS VUX.V T MPS GTP/GTX PGE PGE FF SYSTEM E PGE GTP/GTX PGE XGI PGE GTP/GTX PGE GTP/GTX GTP/GTX PGE PGE R MEMORY bit wide M MHz PGES - MGT POWER PGE SH P/N 0 RT P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR LOK IGRM ate: --00_0: Size: 0 rawn y PTRIK J.

2 V V V GN OE_ OE_ V_ V_ OUT RX TX TR GN SR RTS TS RI GN GN SL S 0 WP V GN V NL=GN;,,,,,,, NL=GN;,,00,,0,,, NL=V;,,,,,,0, F00 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F00 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F F F F F FGR0 FGR FGR FGMOE FGTK0 FGTI0 FGTO0 FGTMS0 FRYNSY LK MP00 MP0 MP0 MP0 MP0 MPRY MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP MP MP MP MP MPIRQ LK IN ONE TSTTK TSTTI TSTTO TSTTMS F F FE FE FGINIT0 FGPROG0 FOE FREG FWIT FWE ERRLE MPE MPOE MPWE RESET STTLE M0 M M PROGRM INIT TO TI TK TMS FGPROG FGTMS FGINIT FGTK FGINIT FGTI FGTO FGPROG FGTMS FGTK FGTI FGTO FGPROG FGTMS FGTK FGTI FGTO FGINIT MP0 MP0 MP00 NL=VUX;0,,,,,,, V HR_x V SHN RIN ROUT TOUT TIN GN V+ TIN SWOUT SWIN LIN TOUT TIN TOUT ROUT RIN V- LOUT VL V ate: Size: rawn y I EEPROM NOTTION JTG HEER RS- GN TEST POINTS MHz FUTION SW? FILE INEX 0 FILE INEX FILE INEX FILE INEX OPEN LOSE SYSTEM E LOK REMOVE JUMPER TO ISOLTE FLSH J-TG F ONNETOR SELETION ONFIG FILE RESS ONFIG FILE RESS ONFIG FILE RESS 0 - ONNETOR --00_0: PTRIK J. SYSTEM E/URT/ONFIGURTION PINS SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR F P/N 00 RT P/N 0 SH P/N 0 0 J H-X SW OMROM_S-0 J H-X 0 J -0 J H-X J H-X 0.UF V XR 0.UF V XR J IOWR# 0 0 U MXEUG+ J H-X 00UF 0V TNT.UF 0V TNT U XE-TQI F F F F F F0 F0 F00 F0 F0 F00 F0 F0 F0 F0 F0 F0 F F0 F F F0 F0 F0 F0 F0 F0 F[:00] F[:00] F0 F F0 F F0 F# F00 F00 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F0 F[0:00] F0 F0 F0 F0 F0 F0 F0 F0 U L 0.UF V XR J H-X 0.UF V XR 0.UF V XR R.K /W % R.00K /W % R.00K /W % R.K /W % R.K /W % 0.UF V XR 0.UF V XR 0.UF V XR 0.UF V XR 0.UF V XR 0 0.UF V XR.UF 0V TNT 00UF 0V TNT R 00 /W % R 00 /W % S LE-GRN-SMT S LE-GRN-SMT 0.UF V XR 0.UF V XR R 0 /0W % R.K /W % R.K /W % ROUT FL-TI FL-TO FG_TO, FG_TI, FG_TK,, FG_TMS,, ROUT TIN TIN MP0 MPIRQ MPRY MP00 MP0 FL_TMS FGR0 SW EVQ-L0K FL_TK MPWE# MPOE# MPE# MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP00 MP0 MP0 0 J 0- FE# FE# PROG,, I_UT_WP TX VUX VUX VUX X -- I_UT_S STTLE# FOE# FWE# TO TK TI TMS TK TO E_LK E_LK-R FWIT# FRESET ERRLE# TO F# TI VO FGR U NE0-PG-0 STTLE# ERRLE# FGR FGR IOR# F# TMS TK E_LK INIT,,, FREG# FWIT# SEL# FE# FOE# FE# RESET# RESET# F# FREG# R.K /W % TMS TI INIT,, VUX J TS RX RTS J H-X J J J FWE# I_UT_SL

3 TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ MGTV_ MGTV_ VTTTX_ VTTTX_ VTTRX_ VPLL_ VLX0TFF NK TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ MGTV_ MGTV_ VTTTX_ VTTTX_ VTTRX_ VPLL_ VLX0TFF NK GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ate: Size: rawn y FOR FXT EVIES, V_PLL SET TO.0V MUST E FOR FXT EVIES, V_PLL SET TO.0V MUST E.V.0V.V MGT_PWR.V SM'S SM'S.0V.V MGT_PWR.0V/.V.0V/.V --00_0: PTRIK J. MGT'S & RT P/N 0 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR F P/N 00 SH P/N UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 _VTTTX _REFLK_N 0.UF V XR _REFLK_N _REFLK_P 0.UF V XR 0 0.UF V XR 0.UF V XR _REFLK_P 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E R K P L P L N M M M R K L P N N U _TX_N _TX_P _TX_N _RX_N _TX_P N H M J M J L K K K N H J M L L U _V_PLL _V _VTTTX _VTTRX _V_PLL _TX0_P _TX0_N _RX_P _RX0_P _RX0_N _VTTRX _V _V_PLL VTTRX VTTTX V V_PLL _TX_N _TX_P _RX_N _RX_P _TX0_N _TX0_P _RX0_N _RX0_P VTTRX VTTTX V V_PLL _VTTRX _V _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _V _VTTTX _VTTRX _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _V_PLL _VTTTX

4 TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ MGTV_ MGTV_ VTTTX_ VTTTX_ VTTRX_ VPLL_ VLX0TFF NK TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ RREF_ REFLKP_ REFLKN_ MGTV_ MGTV_ VTTTX_ VTTTX_ VTTRX_ VPLL_ VLX0TFF NK GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ate: Size: rawn y R IS OHMS +/-% FXT EVIES, RESISTOR FOR ORS WITH FOR FXT EVIES, V_PLL SET TO.0V MUST E FOR FXT EVIES, V_PLL SET TO.0V MUST E.V.0V.V MGT_PWR.V.0V.V MGT_PWR SM'S SM'S.0V/.V.0V/.V --00_: PTRIK J. MGT'S & RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L0 FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 _REFLK_N _REFLK_P 0.UF V XR 0.UF V XR _REFLK_N _REFLK_P 0.UF V XR 0.UF V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR R. /0W % J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E T Y U Y U W V V V T U Y W W U G F F E G F E E U _VTTTX _VTTRX _VTTRX _VTTTX _V_PLL _VTTRX _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _VTTTX _V _V_PLL _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _VTTRX _VTTTX _V _V_PLL VTTRX VTTTX V V_PLL VTTRX VTTTX V V_PLL _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _V _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _V _V_PLL _VTTTX

5 GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN TXP_0 TXP0_0 TXN_0 TXN0_0 RXP_0 RXP0_0 RXN_0 RXN0_0 REFLKP_0 REFLKN_0 VTTTX_0 VTTTX_0 VTTRX_0 VPLL_0 MGTV_0 MGTV_0 VLX0TFF NK0 VLX0TFF TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ VTTTX_ VTTTX_ VTTRX_ VPLL_ MGTV_ MGTV_ NK ate: Size: rawn y FOR FXT EVIES, V_PLL SET TO.0V MUST E FOR FXT EVIES, V_PLL SET TO.0V MUST E.V.0V.V MGT_PWR SM'S SM'S.V.0V.V MGT_PWR.0V/.V.0V/.V --00_0: PTRIK J. MGTS'S 0 & RT P/N 0 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 SH P/N 0 F P/N 00 Y U 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L0 FERRITE-0 L FERRITE-0 0_REFLK_P 0_REFLK_N 0.UF V XR 0.UF V XR _REFLK_P _REFLK_N 0.UF V XR 0.UF V XR 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR J H E H E G F F F J E H G G U J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E _V_PLL _VTTRX _VTTTX _V _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _REFLK_P _REFLK_N _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _VTTRX _VTTTX _V _V_PLL 0_TX_P 0_TX_N 0_TX0_P 0_TX0_N 0_RX_P 0_RX_N 0_RX0_P 0_RX0_N 0_VTTRX 0_VTTTX 0_V 0_V_PLL VTTRX VTTTX V V_PLL VTTRX VTTTX V V_PLL 0_V_PLL 0_V 0_VTTTX 0_VTTRX 0_REFLK_N 0_REFLK_P 0_RX0_N 0_RX0_P 0_RX_N 0_RX_P 0_TX0_N 0_TX0_P 0_TX_N 0_TX_P

6 TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ MGTV_ MGTV_ VTTTX_ VTTTX_ VTTRX_ VPLL_ VLX0TFF NK TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ MGTV_ MGTV_ VTTTX_ VTTTX_ VTTRX_ VPLL_ VLX0TFF NK GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ate: Size: rawn y FOR FXT EVIES, V_PLL SET TO.0V MUST E FOR FXT EVIES, V_PLL SET TO.0V MUST E.V.0V.V MGT_PWR SM'S SM'S.V.0V.V MGT_PWR.0V/.V.0V/.V --00_0: PTRIK J. MGTS'S & RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR L0 FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 _REFLK_N _REFLK_P 0.UF V XR 0.UF V XR _REFLK_N _REFLK_P 0.UF V XR 0 0.UF V XR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E W Y Y Y Y Y Y W U W P V R V R U T T T W P R V U U U _V _VTTTX _VTTRX _V_PLL _VTTTX _V_PLL _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _VTTRX _VTTTX _V _V_PLL _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _VTTRX _VTTTX _V _V_PLL VTTRX VTTTX V V_PLL VTTRX VTTTX V V_PLL _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _V _VTTRX

7 TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ VTTTX_ VTTTX_ VTTRX_ VPLL_ MGTV_ MGTV_ VLX0TFF NK TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ VTTTX_ VTTTX_ VTTRX_ VPLL_ MGTV_ MGTV_ VLX0TFF NK GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ate: Size: rawn y FOR FXT EVIES, V_PLL SET TO.0V MUST E FOR FXT EVIES, V_PLL SET TO.0V MUST E.V.0V.V MGT_PWR SM'S SM'S.V.0V.V MGT_PWR.0V/.V.0V/.V --00_0: PTRIK J. MGTS'S & SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR F P/N 00 RT P/N 0 SH P/N UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR L0 FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 _REFLK_N _REFLK_P 0.UF V XR 0.UF V XR _REFLK_N _REFLK_P 0.UF V XR 0.UF V XR J K0K-00E 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E U U _VTTRX VTTRX VTTTX V V_PLL VTTRX VTTTX V V_PLL _VTTRX _VTTTX _V _V_PLL _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N _VTTTX _V _V_PLL _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _V _VTTTX _VTTRX _V_PLL _REFLK_N _REFLK_P _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _VTTTX _V_PLL _V _VTTRX

8 TXP_0 TXP0_0 TXN_0 TXN0_0 RXP_0 RXP0_0 RXN_0 RXN0_0 REFLKP_0 REFLKN_0 VTTTX_0 VTTTX_0 VTTRX_0 VPLL_0 MGTV_0 MGTV_0 VLX0TFF NK0 MGTVREF VTTRX TXP_ TXP0_ TXN_ TXN0_ RXP_ RXP0_ RXN_ RXN0_ REFLKP_ REFLKN_ VTTTX_ VTTTX_ VTTRX_ VPLL_ MGTV_ MGTV_ VLX0TFF NK GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ate: Size: rawn y FOR FXT EVIES, V_PLL SET TO.0V MUST E FOR FXT EVIES, V_PLL SET TO.0V MUST E.V.0V.V MGT_PWR SM'S SM'S.V.0V.V MGT_PWR.0V/.V.0V/.V --00_0: PTRIK J. MGTS'S 0 & SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR F P/N 00 RT P/N 0 SH P/N UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR L FERRITE-0 L FERRITE-0 L0 FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 L FERRITE-0 _REFLK_N _REFLK_P 0.UF V XR 0.UF V XR 0_REFLK_N 0_REFLK_P 0.UF V XR 0.UF V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E J K0K-00E 0_TX_P _REFLK_N _REFLK_P W Y Y Y Y Y Y W U 0 W Y Y Y Y Y Y0 W0 U _VTTRX _V_PLL VRX VTTRX VTTTX V V_PLL VTTRX VTTTX V V_PLL 0_VTTRX _VTTRX _VTTTX _V _V_PLL _TX_P _TX_N _TX0_P _TX0_N _RX_P _RX_N _RX0_P _RX0_N 0_TX_N 0_TX0_P 0_TX0_N 0_RX_P 0_RX_N 0_RX0_P 0_RX0_N 0_VTTTX 0_V 0_V_PLL 0_REFLK_N 0_REFLK_P 0_RX0_N 0_RX0_P 0_RX_N 0_RX_P 0_TX0_N 0_TX0_P 0_TX_N 0_TX_P 0_V 0_VTTTX 0_VTTRX 0_V_PLL _RX0_N _RX0_P _RX_N _RX_P _TX0_N _TX0_P _TX_N _TX_P _VTTTX _V

9 0-00 V IN J0 J RP VIN J VIN 0UF 0V TNT V IN ON/OFF SWITH 0MSQE SHIEL +V SW VV R.K % /0W VIN_ VIN_ INH/UVLO U ORE POWER.0V max TRK GN_ GN_ GN_ GN_ TT TI PTH0T0W R % VJ.K /W UT_METET_V0_,, 0UF V TNT R.K % /0W VUX SUPPLY.V MX U VIN VOUT SHN SENSE T GN SNS_P 0 VOUT_ VOUT_ SNS_N INT_J LTEQ#PF UT_METET_V0_,, R0 0 % 000UF.V POSP R 00 % /0W R. % /0W 000UF.V POSP 00UF PLE OPPER SHPE WITH VIS ROUN EH POWER PIN ON 0 max VV NP N TNT TO PROVIE ON OR REGULTION POWER SHORT PIN & SHORT PIN & SHORT PIN & SHORT PIN & 0V TNT VV_ 0UF.V TNT J SHORT PIN & SHORT PIN & V 0UF 0V XR H-X J VUX H-X VINT VUX.V 0UF 0V TNT J 0UF 0V TNT --00 VO J0,, --00 VV XR V 0UF XR V 0UF VV U VIN VIN VIN VIN VIN VIN VIN VIN VIN VIN0 VIN VIN VIN VIN VIN VIN VIN VIN PGN PGN PGN PGN PGN PGN E PGN E PGN E PGN E PGN0 E PGN E PGN E PGN F PGN F PGN F PGN F PGN F PGN F PGN F PGN0 F PGN F PGN G PGN G PGN LTM0 H G G G G G G PGN PGN PGN0 PGN PGN PGN PGN PGN VOSNS- VOSNS+ M J R.K /0W % UT_METET_V0_ MRG MRG0 FSET MPGM OMP RUN TRK/SS PLLIN PGOO PGN0 PGN PGN PGN PGN PGN PGN PGN G G 0 F E H H H H H H H H VOUT_LL IFFVOUT L K INTV VF RV SGN R H.K /W % VOUT M VOUT M0 VOUT M VOUT0 M VOUT M VOUT M VOUT M VOUT M VOUT M VOUT M VOUT M VOUT L VOUT L0 VOUT0 L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT K VOUT0 K0 VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT0 J0 VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J R NP % /W VO SUPPLY.V TO PROVIE ON OR REGULTION POWER VV J0 YV V UF R 00K % /W 0 0UF VV 0V TNT H-X YV V UF VO 0 0UF 0 YV V UF 0V TNT VO.V 0UF 0V TNT J J SHORT PIN & SHORT PIN & VV NPO 0V 00PF --00 VO H-X PLE OPPER SHPE WITH VIS ROUN EH POWER PIN ON J & J VO 0UF V TNT R0.K % /0W J H-X SHUTTOWN 0 R/V SUPPLY.V U0 VIN VOUT SHN SENSE T GN 0UF V TNT UT_PWRN_V0_ LTEQ#PF R.K % /0W R 00 % /0W R 0 % /0W V_R 0UF 0V TNT.V MX U VIN VOUT SHN SENSE T GN JUMPER SETTINGS FOR J SHORT PINS - VO.V SHORT PINS - R_.V LTEQ#PF VO J H-X R. % /0W R 00 % /0W VV 00UF 0V TNT INSTLL JUMPER J REMOVE JUMPER J EFULT 0 0UF 0V TNT VV 0UF.V POSP 0UF.V POSP SENSE LINES ONNET T LO 0UF 0V XR 0UF 0V XR 0 GN J UF 0V XR RSV ate: J H-X SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR Size: J H-X FN PWR VV --00_0: +V FPG POWER SUPPLY SH P/N 0 RT P/N 0 F P/N 00 0 rawn y PTRIK J.

10 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 ate: Size: rawn y ROUTE IFF TO UT FXII MOUNTING HOLES FXII GUIE HOLES P0- WS VPS_SNS_P P0- WS VPS_SNS_N VTTRX VOLTGE SENSE --00_0: 0 PTRIK J. FX_ON P-P RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR P FSI-0_LNS P FSI-0_LNS P FSI-0_LNS P FSI-0_LNS VTTRX_ VTTRX_ VTTRX_ V_ VV VV VTTRX UT_PWRN_V0 VO VO UT_PWRN_V0_ HSLK_Q V MH MH_0_0 VUX VUX VINT VINT MH MH_0_0 MH MH 0 MH MH 0 UT_PWRN_V UT_PWRN_V V HSLK_Q_N MH MH 0 MH MH 0 MH MH 0 MH MH 0 MH MH 0 MH MH 0 MH MH 0 MH MH 0 MH MH 0 MH0 MH 0 MH MH_0_0 IO_LP_G IO_LN_G IO_LP_G IO_LN_G_0_ IO_LP_G IO_LN_G IO_L0P_G IO_L0N_G IO_LP G_ IO_LN G_ IO_LP G_ IO_LN G_ IO_LP_G_VRN_ IO_LN_G_VRP_

11 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 ate: Size: rawn y ROUTE IFF TO UT ROUTE IFF TO UT VINT VOLTGE SENSE P- WS VPSO_SNS_P P- WS VPSO_SNS_N ROUTE IFF TO UT VUX VOLTGE SENSE P- WS VPS_SNS_P P- WS VPS_SNS_N ROUTE IFF TO UT P- WS VPS_SNS_N P-0 WS VPS_SNS_P P- WS VPS_SNS_N P- WS VPS_SNS_P VTTTX VOLTGE SENSE VO VOLTGE SENSE --00_0: PTRIK J. FX_ON P-P RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR P FSI-0_LNS P FSI-0_LNS P FSI-0_LNS P FSI-0_LNS VTTTX VO V_PLL_ VTTTX_ VINT VTTTX_ VTTTX_ VV VV VO VINT VO, FG_TI, FG_TO S 0, S 0, LK_0 RWR 0, RWR 0, R0 K /W % R.K /W % VO R 00 /W % M0_0 M_0 M_0 R.K /W % R.K /W % IO_LN 0 IO_LP OUT_USY_0 IO_L0N_ IO_L0P_ VUX VUX VINT V VUX V VP_0 VN_0 VTT_0 FG_TMS,, FG_TK,, PROG,, INIT,, HSWPEN_0 ONE, _IN_0 IO_LP G_ IO_LN G_ IO_L0P G_ IO_L0N G_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP IO_LN IO_LP_ IO_LN_ IO_LP FS_ IO_LN_0_FS0_ IO_LP IO_LN FS_ IO_LP IO_LN IO_LP IO_LN IO_LP IO_LN IO_L0P RS_ IO_L0N RS0_ R 00 /W % R K /W %

12 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P P00 P P P P P P P0 P P P P0 P P P P P0 P P P P0 P P P P P P0 P P P0 P P P P0 P P P P P P P0 P P P P P0 ate: Size: rawn y ROUTE IFF TO UT ROUTE IFF TO UT P- WS VPS_SNS_P P- WS VPS_SNS_N V_PLL VOLTGE SENSE P- WS VPS_SNS_P P- WS VPS_SNS_N V VOLTGE SENSE UT_ETET_ --00_0: PTRIK J. FX_ON P-P0 RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR P FSI-0_LNS P FSI-0_LNS P0 FSI-0_LNS P FSI-0_LNS V_ V_PLL_ V_ V_PLL_ V_N VV V UT_METET_V0 V_PLL VO VO UT_METET_V_ HSLK_Q_N HSLK_Q UT_METET_V0_, UT_METET_V V VUX VUX VINT VINT V IO_L0P_ IO_L0N_ I_UT_SL I_UT_S I_UT_WP I_UT_RIT- I_UT_IRQ I_UT_L IO_LP SM_ IO_LN SM_ IO_LP SM_ IO_LN SM_ IO_L0P_SM_ IO_L0N_SM_

13 , VV UT_METET_V0_ U R.K /0W % R.K /W % R NP % /W MGT SUPPLY IN.V VVMGT XR V UF XR V UF.0V V 0 NP V TNT 0UF 0V TNT J XR V UF.V VTTTX 0 XR V UF NP V TNT 0UF 0V TNT J VV XR XR V V 0UF 0UF VVMGT VIN VIN VIN VIN VIN VIN VIN VIN VIN VIN0 VIN VIN VIN VIN VIN VIN VIN VIN PGN PGN PGN PGN PGN PGN E PGN E PGN E PGN E PGN0 E PGN E PGN E PGN F PGN F PGN F PGN F PGN F PGN F PGN F PGN0 F PGN F PGN G PGN G PGN LTM0 H G G G G G G PGN PGN PGN0 PGN PGN PGN PGN PGN VOSNS- VOSNS+ M J MRG MRG0 FSET MPGM OMP RUN TRK/SS PLLIN PGOO PGN0 PGN PGN PGN PGN PGN PGN PGN G G 0 F E H H H H H H H H VOUT_LL IFFVOUT L K INTV VF RV SGN H VOUT M VOUT M0 VOUT M VOUT0 M VOUT M VOUT M VOUT M VOUT M VOUT M VOUT M VOUT M VOUT L VOUT L0 VOUT0 L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT L VOUT K VOUT0 K0 VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT K VOUT0 J0 VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J VOUT J 0 YV V UF R 00K % /W 0 0UF 0V TNT 00 YV V UF 0 YV V UF 0 0UF 0V TNT 0 NPO 0V 00PF VTTRX VTTTX V_PLL V OUT J 0 0 V.0V/.V V_PLL XR XR V V UF UF FOR FXT EVIES, V_PLL MUST E SET TO.0V POWER SUPPLY MOULE V_PLL VTTTX VTTRX NP V TNT 0UF 0V TNT J0 V VVMGT VV --00 IN J 0 H-X J 0 H-X.V VTTRX XR XR V V UF UF NP V TNT VV VVMGT V 0UF 0V TNT J J SENSE LINES ONNET T LO H-X0, VRX R.K % /W V LE-GRN-SMT R 00 % /W S Q NSN, VRX FERRITE-0 XR 0V 0.UF L.V VTTRX VTTRX_ VTTRX J H-X VTTTX_ ISOLTION JUMPERS VTTTX J H-X V_PLL_ V_PLL J H-X JUMPER ON FOR FXII PS POWER FOR MGT'S JUMPER OFF FOR ON OR REGULTION V_ ate: V SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR Size: J0 H-X --00_: MGT'S POWER SUPPLY SH P/N 0 RT P/N 0 F P/N 00 0 rawn y PTRIK J.

14 V V LQS_N LQS UQS_N K K_N KE OT RS_N S_N WE_N S_N 0 0 LM UM 0_P VREF_ VL_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_0 VSSL VSS_ VSS_ VSS_ VSS_ VSS_ VSSQ_ VSSQ_ VSSQ _ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_0 Q0 Q Q Q Q Q Q Q UQS Q Q Q0 Q Q Q Q Q R G (Mx) LQS_N LQS UQS_N K K_N KE OT RS_N S_N WE_N S_N 0 0 LM UM 0_P VREF_ VL_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_0 VSSL VSS_ VSS_ VSS_ VSS_ VSS_ VSSQ_ VSSQ_ VSSQ _ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_0 Q0 Q Q Q Q Q Q Q UQS Q Q Q0 Q Q Q Q Q R G (Mx) GN V PV VL PGN PGN VL PV V VF VREF_IN SHN GN VREF_O VQ V GN ate: Size: rawn y 0.V.V.V SERIES TERMINTION PLE LOSE TO MEMORY SERIES TERMINTION PLE LOSE TO MEMORY IFF LK TERMINTION R T TO FPG PLE ON EH SIE OF MEMORY R TERMINTION SUPPLY SOURE SINK SUPPLY --00_0: PTRIK J. R MEMORY INTERFE M RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 L 0.UH. 0% R_QS#-R R_QS# R0 /W % R_QS#-R R_QS# R0 /W % R_QM-R R /W % R_QM R_QS-R R /W % R_QS R_QM-R R /W % R_QM R /W % R_QS-R R_QS R /W % R0 /W % R_QS R /W % R_QS-R R_QM0-R R_QM0 R_QS0# R /W % R_QS0 R_-R R_-R R_[:]-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_[0:]-R R.K /W % RP /W % 000PF 0V XR R_KE,, V_ 0 U ML RP /W % RP /W % RP /W % RP /W % RP0 /W % RP /W % % /W RP RP /W % RP /W % RP /W % % /W RP RP /W % 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 00 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR.UF 0V TNT E F J K K K K L K L M M M N N N N P P P P R L L F M J J E R J M G G G E G J N E J P F L E R R R H E F H G G H H H H F F U HYT0F E F J K K K K L K L M M M N N N N P P P P R L L F M J J E R J M G G G E G J N E J P F L E R R R H E F H G G H H H H F F U HYT0F 0UF V TNT 0UF 0V TNT 0UF 0V TNT R.00K /W % % /W 00K R 0.UF V XR 0 0.UF V XR 0.UF 0V XR 0.UF 0V XR R0.00K /W % R0.00K /W % 00UF 0V TNT 0.UF V XR 0 0.UF V XR R0 00 /W % R 00K /W % TNT 0V 0UF 0UF 0V TNT R0 00 /W % V_R R 00 /W % R_K0N R_K0N R_K0P R_K0P R_QS-R R_QS#-R R_QS#-R R_QS-R R_QS#-R R_QS-R R_QS0-R R_QS0#-R,, R_RS# R_K0P, V_R V_R V_R R- R-0 R- R- R- R- R- R- R- R- R-0 R- R- R- R-0 R- R- R- R- R- R- R- R- R- R-0 R- R- R- R-0 R- R- R- R- R- R- R- R- R- R-0 R-[0:] R_QM-R R_,, R_0,, R_S#,, R_WE#,, R_S#,, R_RS#,,,, R_,, R_0 R_KE,,,, R_S#,, R_WE#,, R_S# R_QM0-R R_QM-R V_R V_R VTTR VTT_REF,, R_QS0-R VTT_REF R 00 /W % R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_0 R_ R_ R_ R_K0N, R_OT.UF 0V TNT VTT_REF,, R_QM-R R_K0N, R_K0P, R_OT VTTR VTTR VTTR V_R V_R 0 00UF 0V TNT 00UF 0V TNT 00UF 0V TNT V_R R_S#,, R_RS#,, R_0,, R_,, R_WE#,, R_S#,, R0 /W % R_QS0#-R R0 /W % R_QS#-R R_QS# R_OT R_QM-R R_QM

15 LQS_N LQS UQS_N K K_N KE OT RS_N S_N WE_N S_N 0 0 LM UM 0_P VREF_ VL_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_0 VSSL VSS_ VSS_ VSS_ VSS_ VSS_ VSSQ_ VSSQ_ VSSQ _ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_0 Q0 Q Q Q Q Q Q Q UQS Q Q Q0 Q Q Q Q Q R G (Mx) LQS_N LQS UQS_N K K_N KE OT RS_N S_N WE_N S_N 0 0 LM UM 0_P VREF_ VL_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_0 VSSL VSS_ VSS_ VSS_ VSS_ VSS_ VSSQ_ VSSQ_ VSSQ _ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_ VSSQ_0 Q0 Q Q Q Q Q Q Q UQS Q Q Q0 Q Q Q Q Q R G (Mx) ate: Size: rawn y.v.v SERIES TERMINTION PLE LOSE TO MEMORY SERIES TERMINTION PLE LOSE TO MEMORY R T TO FPG IFF LK TERMINTION PLE ON EH SIE OF MEMORY --00_0: R MEMORY INTERFE M PTRIK J. RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 R /W % R /W % RP /W % RP /W % RP /W % R.K /W % RP /W % % /W RP RP /W % RP /W % % /W RP RP /W % RP /W % RP /W % RP /W % RP0 /W % 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0 0.UF 0V XR 0 0.UF 0V XR 0 0.UF 0V XR 0 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0.UF 0V XR 0 0.UF 0V XR 00 0.UF 0V XR E F J K K K K L K L M M M N N N N P P P P R L L F M J J E R J M G G G E G J N E J P F L E R R R H E F H G G H H H H F F U HYT0F E F J K K K K L K L M M M N N N N P P P P R L L F M J J E R J M G G G E G J N E J P F L E R R R H E F H G G H H H H F F U HYT0F R_KN R_KN R_KP R_KP R_QS#-R R_QS-R R_QS-R R_QS#-R R_QS#-R R_QS-R R_QS-R R_QS#-R V_R V_R V_R VTTR VTTR VTTR V_R V_R 00UF 0V TNT 00UF 0V TNT 00UF 0V TNT V_R R 00 /W % R 00 /W % V_R R /W % R /W % R /W % R /W % R /W % R /W %.UF 0V TNT V_R.UF 0V TNT R /W % R0 /W % R /W % R0 /W % R_S#,, R_RS#,, R_0,, R_,, R_WE#,, R_S#,,,, R_RS# R_KP, R- R-0 R-[0:] R-0 R-0 R- R- R- R- R- R- R- R- R- R- R- R-0 R-0 R- R- R- R- R- R- R- R- R- R- R- R- R- R- R- R- R- R- R- R-0 R- R- R_QM-R R_,, R_0,, R_S#,, R_WE#,, R_S#,, R_RS#,, R_KE,,,, R_,, R_0 R_KE,,,, R_S#,, R_WE#,, R_S# R_QM-R R_QM-R VTT_REF,, R_QS-R R_QM-R R_QS-R R_QM-R R_QS-R R_QM-R R_QM R_QS R_QM R_QM R_QS R_QS R_KN, R_OT VTT_REF,, R_QM-R R_KN, R_KP, R_OT R_QS#-R R_QS# R_QS#-R R_QS# R_QS#-R R_QS# R_QS#-R R_QS# R_KE,, R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_-R R_-R R_-R R_[:]-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_[:]-R R_-R R_-R R_-R R_0-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_-R R_0-R R_-R R_QM-R R_QM R_QS-R R_QS

16 NOTE: /W % R_K0N R /W NP% R_K0P R NP /W % R I IS NOT REQUIRE WILL USE EXTERNL SERIES TERMINTION VREF PINS RE TIE TO VEREF TERMINTION HEK TO SEE IF PINS RE PLE OF RIVING IFFERENTIL LOKS R LK OPTIONS NOMINL, LONG NP /W % R R /W % R_KN R /WNP% R_KP R0 R /W % /W % K0N_L LONG R0 /W 0 % K0N_N R /W NP% K0P_N R K0P_L KN_L NP /W % R 0 /W % LONG R 0 /W % KN_N R /WNP% KP_N R NP /W % R 0 /W % NOMINL R_K0N-R R_K0P-R NOMINL R_KN-R R_KP-R R_0 R_ R_QS0# R_QS0 R_QS# R_QS R_ R_ R_ R_ VTT_REF,, R_QM0 R_ R_ R_ R_ R_0 R_ R_ R_ R_,,,,,,, R_ R_QM R_ R_ R_ R_ R_0 VTT_REF R_ R_ R_ R_QM R_RS# R_S# R_ R_KE R_OT R_QS# R_QS U H IO_L0N_ H IO_L0P_ J0 IO_L0N H0 IO_L0P K IO_LN K0 IO_LP U IO_LN_VRP_ V IO_LP_VRN_ U IO_LN_ T IO_LP_ U IO_LN_VREF_ T IO_LP_ W IO_LN_ V IO_LP_ IO_LN_ IO_LP_ Y IO_LN_ IO_LP_ W IO_LN_ Y IO_LP_ W IO_LN_ W IO_LP_ G IO_LN_ G IO_LP_ F0 IO_LN_ F IO_LP_ E0 IO_LN_ E IO_LP_ R IO_LN_VREF_ R IO_LP_ P IO_LN_ R IO_LP_ N IO_LN_ P IO_LP_ M IO_LN_ N IO_LP_ L IO_LN M IO_LP J IO_LN K IO_LP NK VO_ P VO_ R VO_ U0 VV KP_L U VV U VV,,,, R-0 P IO_L0N_ R-0 R IO_L0P_ R_QS# T IO_L0N R_QS R IO_L0P R- V IO_LN R- U IO_LP R- G IO_LN_VRP_ R- H IO_LP_VRN_ R- G IO_LN_ R- F IO_LP_ VTT_REF E IO_LN_VREF_ R- F IO_LP_ R- IO_LN_ R- E IO_LP_ R_KN-R V IO_LN_ R_KP-R V IO_LP_ R- W IO_LN_ R_QM V IO_LP_ R_ W IO_LN_ R_ Y IO_LP_ R_0 IO_LN_ R_ Y IO_LP_ R_ M IO_LN_ R_ N IO_LP_ R_ M IO_LN_ R_ L IO_LP_ R_ P IO_LN_ R_ N IO_LP_ VTT_REF L IO_LN_VREF_ R_ L IO_LP_ R_ J IO_LN_ R_ K IO_LP_ R_K0N-R J IO_LN_ R_K0P-R H IO_LP_ R_ J IO_LN_ R_QM K IO_LP_ R_QS# T IO_LN R_QS U IO_LP R_0 U IO_LN R_ T IO_LP NK VO_ G0 VO_ K VO_ L R_0, R_WE#, R_S#, R_QS# R_QS R- R_0 R_ R_ VTT_REF,, R_QM R_ R_ R_ R_ R_ R_ R_ R_ R_QM R_ R_ R_ R_ R_ R_ R_ VTT_REF,, R_ R_ R_0 R_ R_ R_ R_QM R_QS# R_QS R_QS# R_QS IO_L0N_ IO_L0P_ U IO_L0N V0 IO_L0P R IO_LN T IO_LP H IO_LN_VRP_ G IO_LP_VRN_ K IO_LN_ J IO_LP_ K IO_LN_VREF_ K IO_LP_ H IO_LN_ J IO_LP_ M IO_LN_ L IO_LP_ P IO_LN_ N IO_LP_ M IO_LN_ N IO_LP_ L IO_LN_ M IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ E IO_LP_ E IO_LN_ E IO_LP_ G IO_LN_ F IO_LP_ F IO_LN_ G IO_LP_ P0 IO_LN N0 IO_LP T0 IO_LN R0 IO_LP NK VO_ G0 VO_ H VO_ K SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR R MEMORY INTERFE FPG SIE ate: --00_0: SH P/N 0 RT P/N 0 F P/N 00 Size: 0 rawn y PTRIK J.

17 V GN OE_ OE_ V_ V_ OUT GN OE_ OE_ V_ V_ OUT GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN GN ate: Size: rawn y LVS PWR SELET PWR SELET 00MHz PLE T EN OF REEIVER PLE T EN OF REEIVER R0 00 /W % --00_0: PTRIK J. XGI INTERFE & GLOL LOKS RT P/N 0 SH P/N 0 F P/N 00 SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 J K0K-00E J K0K-00E J K0K-00E J K0K-00E J0 K0K-00E J K0K-00E Q NSN Q NSN J H-X J H-X J H-X J H-X I_S I_SL X -- J H-X R00 00 /W % R /W % R /W % VO VVUX J H-X R 0K /W % 0.UF V XR 0.UF V XR VVUX J H-X J H-X R 0K /W % X -- 0.UF V XR 0.UF V XR VUX VUX J0 H-X FPG_TO, FG_TI, EXPNSION_TO LK_ LK_IFF_-N LK_IFF_-P LK_IN_ LK_ LK_IFF_-N LK_IFF_-P LK_IN_ LK_IN_-R LK_IN_-R V_OS V_OS IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_VREF_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LP_ IO_LP_ IO_LN_ IO_LP_ IO_LN SM_ IO_LP SM_ IO_L0N SM_ IO_L0P SM_ IO_LN IO_LP IO_LN IO_LP IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ VV I_S-R FPG_TO, EXPNSION_TO FG_TK,, FG_TMS,, I_SL-R IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LN_VREF_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN 0 IO_LP 0 IO_LN 0 IO_LP 0 IO_LP_SM0_ IO_LN_SM0_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_VREF_ IO_LP_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_L0N IO_L0P IO_LN IO_LP IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_

18 V V V V V V R 00 % /W R 00 % /W R 00 % /W R 00 % /W R0 00 % /W R 00 % /W.0V VINT LE-GRN-SMT S Q LE-GRN-SMT.V.V.V.V VUX VO V.V VTTR Q Q Q VTTRX Q S0 LE-GRN-SMT S LE-GRN-SMT S LE-GRN-SMT S LE-GRN-SMT S Q R.K % /W NSN R.K % /W NSN R0.K % /W NSN R.K % /W NSN R.K % /W NSN R.K % /W NSN LE-GRN-SMT LE, S LE-GRN-SMT R 00 % /W ONE,, PROG LE S VO VO LE-GRN-SMT R 00 % /W R 0 % /W V LE-GRN-SMT R.K % /WPROGRM FPG SW EVQ-L0K LE S LE-GRN-SMT R 00 % /W LE S R 00 % /W S0 Q NSN LE-GRN-SMT R 00 % /W LE S LE-GRN-SMT R 00 % /W,, LE R S LE-GRN-SMT INIT.K /W % R LE R 00 % /W.K /W % S VO V SW P_SW SW P_SW LE-GRN-SMT R0 00 % /W R.K % /W LE LE-GRN-SMT EVQ-L0K EVQ-L0K S R 00 % /W S R0 00 % /W Q LE-GRN-SMT NSN VUX LE S LE-GRN-SMT R 00 % /W.0V V LE0 S0 R.K /W % R LE-GRN-SMT.K /W % LE R 00 % /W S P_SW P_SW LE-GRN-SMT R 00 % /W LE R.K % /W V SW EVQ-L0K SW LE-GRN-SMT EVQ-L0K S LE-GRN-SMT R 00 % /W R 00 % /W S LE Q NSN S FOR FXT EVIES, V_PLL MUST E SET TO.0V.0V/.V V_PLL VUX LE-GRN-SMT R 00 % /W LE S LE-GRN-SMT LE R 00 % /W S LE-GRN-SMT R0 00 % /W R.K % /W LE V LE-GRN-SMT S R 00 % /W R 00 % /W S Q NSN.V VTTTX MOUNTING HOLES MH MH 0 MH MH 0 R.K % /W MH V LE-GRN-SMT MH 0 MH MH 0 R 00 % /W S Q NSN MH0 MH 0 MH MH 0 LE-GRN-SMT VV R %.K /W R %.K /W R %.K /W R %.K /W %.K /W R %.K /W R %.K /W R0 S R %.K /W R 00 % /W SW SW SW SW SW SW SW SW ate: R %.K /W R %.K /W R %.K /W R %.K /W %.K /W R %.K /W R %.K /W R R %.K /W SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR Size: SW SW0 SW SW SW SW SW SW SW SW SW SW SW SW SW SW --00_: SW SW0 SW SW SW SW SW SW S 0 OMROM_S-0 ROUTE IFF, SPE TO OTHER VUX TEMPERTURE SENSOR J XN_0 XP_0 H-X SH P/N 0 RT P/N 0 F P/N 00 LES N USER JUMPERS S 0 0 OMROM_S-0 J VUX rawn y PTRIK J.

19 VO_ VO_ IO_LP IO_LN 0 IO_LP IO_LN IO_LP IO_LN 0_ IO_LP IO_LN IO_LP IO_LN IO_LP IO_LN_VREF_0 IO_LP IO_LN IO_LP IO_LN 0_ IO_LP IO_LN IO_L0P IO_L0N VLX0TFF NK VO_ VO_ IO_LP FS_ IO_LN_0_FS0_ IO_LP IO_LN FS_ IO_LP IO_LN IO_LP IO_LN IO_LP_FWE IO_LN_SO IO_LP_FS IO_LN_VREF_FOE MOSI_ IO_LP IO_LN_0_ IO_LP IO_LN IO_LP IO_LN IO_L0P RS_ IO_L0N RS0_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ IO_LP G_ IO_LN G_ IO_LP G_ IO_LN G_ IO_LP_G_VRN_ IO_LN_G_VRP_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_VREF_ IO_LP_G IO_LN_G IO_LP_G IO_LN_G_0_ IO_LP_G IO_LN_G IO_L0P_G IO_L0N_G VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP_G_ IO_LN_G_VREF_ IO_LP_G_ IO_LN_G_ IO_LP_G_VRN_ IO_LN_G_VRP_ IO_LP G_ IO_LN G_ IO_L0P G_ IO_L0N G_ VLX0TFF NK VLX0TFF VREFP_0 VREFN_0 VP_0 VN_0 RSV VO_0 VO_0 VTT_0 TMS_0 TO_0 TI_0 TK_0 RWR 0 R_FUSE_0 PROGRM 0 M_0 M_0 M0_0 INIT 0 HSWPEN_0 XP_0 XN_0 ONE_0 _OUT_USY_0 _IN_0 S 0 LK_0 VSS_0 V_0 NK0 ate: Size: rawn y LOS LOS LOS MIN PINLIST USER LK'S MIN PINLIST MIN PINLIST MIN PINLIST MIN PINLIST MIN PINLIST MIN PINLIST USER LK'S USER UTTONS MIN PINLIST LOS HS LOKS FXII LOS LOS LOS LOS --00_0: PTRIK J. F P/N 00 RT P/N 0 SH P/N 0 FPG_NKS [0-] SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR UF V XR F FERRITE-00 F FERRITE-00 F FERRITE-00 VREFN_0 V L G0 P0 H J H G R0 F0 R J H0 H T P R J R T0 H Y Y U VUX VREFP_0 H E K0 L0 L K K J0 L L L K L M M M J K M L J J U Y W T N0 N T R P R U T T T T U T R R0 T0 T R L L M L K K K K M N T R N P R P N P N M R R U IO_LN_G_ IO_LN_G_ IO_LP_G_ T R P P L L N N M M M M P N L L N P K L N0 P0 U F J H J J G G H J G H K J F F K L E E H H0 L0 L G F M N G H M N G F N0 P0 K L K K L M U V R K J N M K K N P M L L M L0 M K K J0 K0 K K U J F N P N0 M M M N N N N P P M N P N P P N P U IO_LN_G_ LK_IN_ HSLK_Q HSLK_Q_N LK_ IO_LN_G_VREF_ IO_LP_FWE IO_LN_SO IO_LP_FS IO_LN VO IO_LN E_LK IO_LN_VREF_0 VO VO P_SW P_SW P_SW P_SW VO VO VO VO R0 NP /W % TIN ROUT ROUT TIN FG_TO, FPG_TO FG_TMS,, LK_IFF_-N LK_IFF_-P ONE, XN_0 XP_0 IO_LN 0 FG_TK,, PROG,, INIT,, IO_LP HSWPEN_0 M_0 RFUSE LK_0 IO_LN_G_ IO_LP_G_ IO_LN_G_ IO_LP G_ IO_LN G_ IO_L0P G_ IO_L0N G_ IO_LP FS_ IO_LN_0_FS0_ IO_LP IO_LN FS_ IO_LP IO_LN IO_LP IO_LN IO_LP IO_LN IO_L0P RS_ IO_L0N RS0_ VP_0 VN_0 VFS_0 VTT_0 RWR 0 M_0 M0_0 _OUT_USY_0 _IN_0 S 0 LK_ HSLK_Q 0 HSLK_Q_N 0 IO_LP G_ 0 IO_LN G_ 0 IO_LP G_ 0 IO_LN G_ 0 IO_LP_G_VRN_ 0 IO_LN_G_VRP_ 0 IO_LP_G 0 IO_LN_G 0 IO_LP_G 0 IO_LN_G_0_ 0 IO_LP_G 0 IO_LN_G 0 IO_L0P_G 0 IO_L0N_G 0 LK_IN_ LK_IFF_-N LK_IFF_-P R. /W % R. /W % IO_LN 0_ IO_LP IO_LN IO_LP IO_LP IO_LN IO_LP IO_LN IO_LP IO_LN 0_ IO_LP VO IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP VUX

20 VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VLX0TFF VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VO_ VO_ NK ate: Size: rawn y --00_0: 0 PTRIK J. FPG_NKS [-] SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR F P/N 00 RT P/N 0 SH P/N 0 0 G0 G F F G K J L K J0 K0 H J N N N N M L H G H H0 F F F G G H E0 F0 J H E F G E E M M H U V U0 P U T T R R0 T0 R T U U U U K0 L0 J J K K N M P0 P N P M M R T R P V V U U U V V V0 L L U VO VO IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_

21 VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP SM_ IO_LN SM_ IO_L0P SM_ IO_L0N SM_ IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP SM_ IO_LN SM_ IO_LP SM_ IO_LN SM_ IO_LP_SM0_ IO_LN_SM0_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_ IO_LN_VREF_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_SM_ IO_L0N_SM_ VLX0TFF NK ate: Size: rawn y MIN PINLIST MIN PINLIST XGI MIN PINLIST MIN PINLIST XGI INTERFE MIN PINLIST LOS LOS LOS --00_0: PTRIK J. F P/N 00 RT P/N 0 SH P/N 0 FPG_NKS [-] SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 E H0 J0 J J G H F0 G F F E U V T U R T P P M N L M L K K0 L0 0 E0 0 U V U0 L M V V K L W V J K Y W H J W W G H Y Y W W0 Y0 0 T T R R T T P P U U N N U Y V 0 W0 Y0 N0 P0 M N L M L0 L J K H J F G W Y V0 W U V T U T0 T P R0 R P Y Y Y F G U VO IO_LP_ IO_L0N IO_LN_VRP_ IO_LP SM_ IO_LP_VRN_ VO IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LN SM_ IO_L0P SM_ IO_L0N SM_ IO_L0N_ IO_L0P_ VO IO_LP IO_LN IO_L0P_ IO_L0N_ IO_LN SM_ IO_LP SM_ IO_LN SM_ IO_LP SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_VREF_ IO_LP_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM_ IO_LP_SM_ IO_LN_SM0_ IO_LP_SM0_ IO_LP_ IO_L0N_SM_ IO_L0P_SM_ IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ R. /W % R0. /W % VO R. /W % R. /W % VO IO_LP_VRN_ R. /W % R. /W % VO IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_L0P IO_LN IO_LP IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_

22 VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_0 VO_0 VO_0 IO_LP 0 IO_LN 0 IO_LP 0 IO_LN 0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_VREF_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_VREF_0 IO_LP_0 IO_LN_0 IO_LP_VRN_0 IO_LN_VRP_0 IO_LP 0 IO_LN 0 IO_L0P 0 IO_L0N 0 IO_L0P_0 IO_L0N_0 VLX0TFF NK0 VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK ate: Size: rawn y USER LES USER SWITHES LOS LOS LOS XGI MIN PINLIST SYSTEM E I TO XGI LOS LOS LOS LOS --00_0: PTRIK J. F P/N 00 RT P/N 0 SH P/N 0 FPG_NKS [,0-] SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 H G0 E K0 L0 H H H0 J0 J H K J K K E0 F0 F F G G E F R0 P0 E P N0 E N P F E M M G G L L J H U H E E F F E H J G G G H H G N P M M M M U T T U R R P P L L K J K J L K E E F F N N U M L J F F E F R T T R U U V V E E E L K L L J K H J N M M N P N P P H G H G U R P L F G V V0 E F R T F F R R E P P E E M L M M K L K K U V J J T0 T H H U U G G N N U G0 E G H 0 H H J J L K 0 F F E E0 F F0 E F E E G G F F J K U IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 VO R. /W % R. /W % I_S I_SL VO MPWE# MPOE# MPRY MPIRQ MPE# MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP0 MP00 MP0 MP0 MP00 IO_LN_VREF_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN_0 IO_LP_0 IO_LN 0 IO_LP 0 IO_LN 0 IO_LP 0 VO VO VO MP0 MP0 VO R. /W % R. /W % VO IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ LE LE LE LE LE LE LE LE LE LE0 LE LE LE LE LE LE SW SW0 SW SW SW SW SW SW SW SW SW SW SW SW SW SW IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_

23 VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK ate: Size: rawn y LOS LOS LOS LOS LOS --00_0: PTRIK J. F P/N 00 RT P/N 0 SH P/N 0 FPG_NK [-] SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 G0 E E 0 0 E 0 F0 E0 E E 0 U W V T Y W W Y Y W 0 Y0 W W0 Y0 W 0 Y W W Y Y Y W Y W U J F 0 0 E U L K H G H M N J J0 V V H0 H T U G H T R G G M M N M N N L L P P L L0 P R K K0 N P K J T R U U0 R P V V U U R R U T U T V V H J H G F G L M L M J K K J N M R P R P P N T T V U G F U VO IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ VO VO VO VO IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_

24 VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK VO_ VO_ VO_ IO_LP IO_LN IO_LP IO_LN IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_VRN_ IO_LN_VRP_ IO_LP IO_LN IO_L0P IO_L0N IO_L0P_ IO_L0N_ VLX0TFF NK ate: Size: rawn y LOS LOS --00_0: PTRIK J. F P/N 00 RT P/N 0 SH P/N 0 FPG_NK [-] SHEM, ROHS OMPLINT, ML V LXT/FXT FF MGT HR 0 V U0 P P P W V P0 R V V N N0 V U M M V U L L U U U T V0 V W V U U R T U U T R W V R0 T0 W V U Y U0 Y W Y Y Y V W W0 V0 Y W W0 Y Y0 0 0 W W Y Y V W V W U VO VO IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_L0N_ IO_L0P_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN IO_LP IO_LN IO_LP IO_L0N IO_L0P IO_LN IO_LP IO_LN_VRP_ IO_LP_VRN_ IO_LN_ IO_LP_ IO_LN_VREF_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_ IO_LN_ IO_LP_

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U X0.0 0-- :: I:\X\X0\.0\_POWER.Schoc ate: R K Power LE LE SW SW V P P P V V F Fuse U SRV0- VUS P M RX TX LE RX LE TX R K R K VUS - I J US->Uart US I/F E 00uF/V OUT IN = U -. V E 00uF/V OUT IN = U -. V E

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

DB46 Top Level U_PSU PSU.SCHDOC. U_DB_Common DB_Common. U_Bypass_Board DB_Bypass. U_DB46_Hardware_Kit DB46_Hardware_Kit.SchDoc.

DB46 Top Level U_PSU PSU.SCHDOC. U_DB_Common DB_Common. U_Bypass_Board DB_Bypass. U_DB46_Hardware_Kit DB46_Hardware_Kit.SchDoc. U ommon _ommon U_PSU PSU.SHO U_ypass_oard _ypass U_6_Hardware_Kit 6_Hardware_Kit.Schoc Project Title 6 - Virtex SX Size: ssy: -80-00 Revision: 0 ate: 7//008 Time: ::0 PM Sheet of File: 6_Top.Schoc 6 Top

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

DO NOT POPULATE FOR 721A-B ASSY TYPE

DO NOT POPULATE FOR 721A-B ASSY TYPE V R 0 R 0 R 0 R 0 R 0 R 0 TP TP pf 000pF 000pF 000pF R R R R R K % 0.0uF R.0K % 000pF IFFOUT pf R K % R 0 0 UVJ R K % U LTUH PLLIN PLLFLTR F IFF IFFOUT SENSE SENSE SENSE RUN/ UVJ SGN LKOUT OOST TG G OOST

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC P0V PV J00 R_R R0 Res 00.uF JP0 Header R0 Res 0k 0 ode T 0.uF P0V R0 U0 Res.0K SH_UF 0R U0 OM V+ SH_MIN NO IN SH_SWITH SH_SWITH IN OM R0 GN NO Res 0 PI_ P0V R0 SH_MIN Res 0 0 pf mca SH_LER SH_LER U0 0R

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG ate: feb 0 Kiad... ev: V Size: Id: / Title: alatea ile: alatea.sch Sheet: / License: Y-S PowerSypply PowerSypply.sch X NK()/NK(X) 0/ PIe/S/SPI/ONI NK()/NK0(X)/TP P OUPLIN POW SUPPLY.sch 0_[0..] 0_[0..]

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLOG EVIES.

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

DB30 Top Level DB30 - Daughter Board Spartan3

DB30 Top Level DB30 - Daughter Board Spartan3 U ommon _ommon U_PSU PSU.SHO U_ypass_oard _ypass U_0_Hardware_Kit 0_Hardware_Kit.Schoc ate: 0 Top Level 0 - aughter oard Spartan ssy: -80-000 Revision: 07 //008 Time: :0:6 PM 0_Top.Schoc Sheet of ltium

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3 F PT VUS J J V_LEX V LEX LEX_SPI_SO LEX_SPI_SO R R LEX_SPI_SK LEX_SPI_SK LEX_SPI_RX_LO LEX_SPI_RX_LO R LEX_SPI_TX_LO LEX_SPI_TX_LO R FW_PWR REV_PWR 0 LEX HR 0P LEX J HR P R PWR IN THRU HEER x/sm PTTOUT

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H

More information

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3 F PT VUS J J HEER X V_LEX V LEX LEX_SPI_SO LEX_SPI_SO R R LEX_SPI_SK LEX_SPI_SK LEX_SPI_RX_LO LEX_SPI_RX_LO R LEX_SPI_TX_LO LEX_SPI_TX_LO R FW_PWR REV_PWR 0 LEX HR 0P LEX J HR P R PWR IN THRU FW_PWR REV_PWR

More information

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1.

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1. ontent : P0_ontent P0_lock_iagram P0_FPG_I/O_ P0_FPG_I/O_ P0_FPG_Power&Memory P0_External_onnector P0_M_REG P0_I_Level_Shift P0_MU P0_Power pprover Jim esigner enson rawer enson P P/N: P Rev 0.LG00 P P/N:

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST 0 [] [] [] [] [] [] [] [] [] [] [] [] MOSI MISO SK 0 H H N_MS TMS RX TX SL J P_MOSI P_MISO P_SK P_ P_IO0 P_IO P_IO P_ P_ 0 P0_GN P_NT P_GN/NT P_RXL/SS P_TXL P_IO P_(SL) P_(S) P_ P_0 0 P0_ P_ P_IO P_R+

More information

RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2)

RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2) RP- LEFT, RP- (ET ) RIGHT OMPONENT ONTROLLER-POWER -0-000 OX 00-0-000 00-0-000 G-0-U () ONNER 0-0-000 () TUING-VINYL 0-0-000 (0MM) ETIL SEL-TRIM,EGE 0-0-000 (0 MM) () TRNSMITTER-IR 90--000 RP- (ET ) TPE-FOM

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014 ON V_US M P GN SH SH US _WURTH_ R ZERO.JTN R US US R n N.K_P.KLTN Q U_, V_N TP SISTETN INRUSH IRUIT x Header_KN n N R ZERO.JTN ZERO.JTN Notes: o not install R if URT Vcc_Reg is connected to V (Vcc_US),.Uf,.V,

More information

P&E Embedded Multilink Circuitry

P&E Embedded Multilink Circuitry MP PWM_LE MP PWM_LE.Sch MP Power MP Power.Sch MP USER_LE MP USER_LE.Sch P&E Embedded Multilink ircuitry MP MU MP MU.Sch MP_9_Temp_Sensor MP_9_Temp_Sensor.Sch RESET KG RESET_TO_TGT_PSS GN_TO_TGT_PSS TGT_TX

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch

A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch opyright ERN. This documentation describes Open Hardware and is licensed under the ERN OHL v... You may redistribute and modify this under the terms of the ERN OHL v... (http://ohwr.org/ernohl). This documentation

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:

More information

CD300.

CD300. 00 Service Information www.laney.co.uk 9 9 -V J R9 N N N R R K K U/0V I R K U/0V R R R K K K N N R0 V U/0V 0 U/0V R 0K R 0K U/0V W 00K R9 M I R 00 U/0V 9 W W0K R 0K R K 0 0 R K W W0K K R0 MP K U/0V R 0K

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.

FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M. Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Revisions Initial raft ate 0/0/ pproved M. NORMN Release to production 0/0/ M. NORMN X hanges made

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.

FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z. Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev Revisions & hange Log escription ate Initial raft Feb// pproved listair * MU Pin assignments changed for Feb// listair

More information

SNRgain ( d) log( Oversample Ratio) REVISIONS REV ESCRIPTION TE PPROVE VRV+ LU POWER SUPPLIES FPG SUPPLIES NLOG SUPPLIES R LO JUSTE TO.V PRZ-R U V REGULTES FPG VIO SUPPLIES TO.V P VIO -V GN +V +V -V

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved

FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate

More information