ECEN620: Network Theory Broadband Circuit Design Fall 2018
|
|
- Godfrey Mills
- 5 years ago
- Views:
Transcription
1 ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity
2 Announcement HW i due Oct Require tranitor-level deign For 90nm CMOS device model, ee Can ue other technology model if they are a 30nm or more advanced CMOS node
3 Agenda Loop filter circuit Voltage-mode filter Charge-Pump PLL PI filter Filter with capacitive multiplier Split Proportional & Integral Path Filter Pattern Jitter Sample-Reet Loop Filter Some loop filter paper are poted on the webite 3
4 PLL Block Diagram [Perrott] The lowpa loop filter extract the average of the phae detector error pule in order to produce the VCO control voltage 4
5 Paive Lag-Lead Filter [Allen] F R C R C Dimenionle voltage-mode filter ued in Type- PLL Called lag-lead becaue the pole i at a lower frequency than the zero Ideally, the paive filter diplay no nonlinearity 5
6 Active Lag-Lead Filter [Allen] F a R C Dimenionle voltage-mode filter ued in Type- PLL Active filter allow for potential gain in the loop filter Opamp noie and linearity can impact PLL performance R C a C C 6
7 Active Proportional-Integral (PI) Filter [Allen] F R C R C Dimenionle voltage-mode filter ued in Type- PLL Opamp noie and linearity can impact PLL performance Opamp open loop gain limit the low-frequency gain and ideal tranfer function 7
8 Cloed-Loop Tranfer Function 8 Negative Feedback) (Auming Overall Filter Active PI Negative Feedback) (Auming Overall Active Lag - Lead Filter Paive Lag - Lead Filter n VCO PD n VCO PD VCO PD VCO PD VCO a PD n VCO a PD n VCO a PD VCO a PD VCO a PD a VCO PD n VCO PD n VCO PD VCO PD VCO PD N N N H F N N N N H F N N N N H F
9 Charge Pump PLL Paive PI Loop Filter Single-Ended Fully Differential Simple paive filter i mot commonly ued Integrate low-frequency phae error onto C to et average frequency Reitor (proportional gain) iolate phae correction from frequency correction Primary capacitor C affect PLL bandwidth Zero frequency affect PLL tability Reitor add thermal noie which i band-pa filtered by PLL 9
10 Loop Filter Tranfer Function Neglecting econdary capacitor, C 0
11 Loop Filter Tranfer Function With econdary capacitor, C
12 Why have C? Secondary capacitor moothe control voltage ripple Can t make too big or loop will go untable C < C /0 for tability C > C /50 for low jitter Control Voltage Ripple
13 Loop Filter Reitor Poly, diffuion, and N-well reitor are commonly ued MOSFET reitor can be ued if the reitor i placed below the C cap Thi enure a contant V GS voltage on the tranitor Programmable R value poible with witche Switche hould be CMOS tranmiion gate to minimize paraitic witch reitance variation with control voltage level Good practice i to make Rwitch <0% of the main filter R to minimize the impact of witch reitatnce variation [Fichette] 3
14 R or C on Top? Ideally, the loop filter ha the ame tranfer function and tranient repone independent of the RC order In reality, the bottom-plate capacitance and witch reitance variation will impact thi ideal tranfer function If the cap i on top, the bottom-plate capacitance will introduce another high frequency pole If the reitor i on top, any witch reitance will have increaed variation with the control voltage level [Fichette] 4
15 Loop Filter Capacitor To minimize area, we would like to ue highet denity cap Thin oxide MOS cap gate leakage can be an iue Similar to adding a non-linear parallel reitor to the capacitor Leakage i voltage and temperature dependent Will reult in exce phae noie and pur Metal cap or thick oxide cap are a better choice Trade-off i area Metal cap denity can be </0 thin oxide cap Filter cap frequency repone can be relatively low, a PLL loop bandwidth are typically -50MHz 5
16 Third-Order Loop Filter I CP R3 k V ctrl [Shu JSSC 003] R 0k C 60p C C 3 0p 0p The 60pF capacitance in TSMC 0.35um CMOS take about 0.mm^. To reduce it area, it i implemented via a 0pF capacitor caled up by a factor of 6. 6
17 Capacitor Multiplier M V BP i in :5 v in C i 0p B :5 A C p C p V BN I bia M Current ratio M=5 Capacitance 6 7
18 Capacitor Multiplier Tranfer Function M Looking at the impedance, we get pole and a zero c and c3 are pole, c i a zero i in :5 V BP Low freq. pole (ideally at 0) v in C i 0p B :5 A C p V BN High freq. zero (ideally at ) C p I bia M High freq. pole (ideally at ) Current ratio M=5 Capacitance 6 Original Filter 8
19 Capacitance Multiplier Impedance Magnitude Phae (dominant pole) (high frequency zero) (high frequency pole) 9
20 Loop Filter Sim. w/ Capacitance Multiplier (a) magnitude (b) phae It how that with capacitance caling the large capacitor in the loop filter can be eaily integrated on chip within mall area Thi approach i imple and the leakage i very mall 0
21 Loop Filter Tranfer Function Neglecting econdary capacitor, C R C Proportional term Integral term
22 Split Proportional & Integral Gain Path Proportional and integral gain path can be plit by utilizing independent charge pump driving the integral capacitor and the proportional effective reitor Often, the proportional and integral voltage are ummed with a voltage-to-current converter to control a currentcontrolled ocillator (ICO) Allow for elf-biaed PLL architecture whoe normalized loop bandwidth and damping factor remain contant over different output frequencie We will look at thee PLL architecture in more detail later
23 Control Voltage Ripple After phae locking, diturbance at a time interval equal to the reference clock period caue time-domain period jitter and frequency-domain reference clock pur Caued by charge pump current imbalance, loop filter leakage, and reference clock jitter 3
24 Pattern Jitter A dominant form of pattern jitter i due to the proportional gain term, I CP *R Every time the reference clock goe high, charge pump mimatch current dropped on the filter reitor caue control voltage ripple Thi reult in horter (or longer) output cycle that occur at a time interval equal to the reference clock period 4
25 Pattern Jitter w/ Secondary Capacitor Adding a econdary loop filter capacitor introduce extra filtering, which reduce the control voltage diturbance amplitude, but extend it over many cycle Make an ideal econd-order PLL into a third-order ytem Stability limit the ize of C Can we get thi ame effect without compromiing tability? 5
26 PLL w/ Sample-Reet Loop Filter Ideal Operation A PLL with a tandard RC filter produce a voltage pike equal to I CP *R for a duration equal to the phae error A ample-reet loop filter replace the reitor with a capacitor that i charged during the phae error and reet every reference cycle Thi pread the correction voltage nearly uniformly over the entire reference period and reduce the correction voltage peak value Thi eliminate the need for additional filtering with a econdary capacitor, providing the opportunity for near 90 phae margin 6
27 Sample-Reet Loop Filter w/ Single Capacitor A ingle-capacitor implementation till ha a (reduced) ripple component due to the ample, hold, and reet operation Alo, a very hort reet pule need to be generated, which may be difficult to realize with the control logic 7
28 Sample-Reet Loop Filter w/ Double Capacitor With a double-capacitor implementation, the remaining ripple i dramatically reduced While one capacitor i being reet and then having the phae error ampled, the other capacitor which hold the previou ampled proportional voltage i attached to the gm output tage 8
29 Sample-Reet PLL PFD & Filter Switch Signal Generation The PFD reet ignal i divided by to produce the even and odd witch control ignal During reet, the charge pump houldn t be conducting and the filter capacitor can be applied to the main loop 9
30 Sample-Reet PLL Small-Signal Model 30 i ico mi i cp mp update ico p cp mi mp update p i i cp p cp ico i mi i cp p mp update p cp i mi i cp prop lpf p mp update prop i mi MC g I g T I g g T C C I I C g I H C g T I C g I I I I C g T C g : ICO Current Total Path : Proportional Path : Integral _ int int p mp update p cp mi i cp i ico z n mp update mi i p p cp i cp z i ico mi i cp n C g T I g MI C g T g C C I I MC g I _
31 ICO Control Waveform Standard Charge Pump PLL PLL w/ Sample-Reet Filter PLL w/ ample-reet filter ha dramatically reduced ripple voltage on ocillator control ignal The control ignal diplay an almot ideal tairtep repone 3
32 Next Time VCO 3
The Measurement of DC Voltage Signal Using the UTI
he Meaurement of DC Voltage Signal Uing the. INRODUCION can er an interface for many paive ening element, uch a, capacitor, reitor, reitive bridge and reitive potentiometer. By uing ome eternal component,
More informationEE247 Lecture 10. Switched-Capacitor Integrator C
EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter
More informationLiquid cooling
SKiiPPACK no. 3 4 [ 1- exp (-t/ τ )] + [( P + P )/P ] R [ 1- exp (-t/ τ )] Z tha tot3 = R ν ν tot1 tot tot3 thaa-3 aa 3 ν= 1 3.3.6. Liquid cooling The following table contain the characteritic R ν and
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder ZOH: Sampled Data Sytem Example v T Sampler v* H Zero-order hold H v o e = 1 T 1 v *( ) = v( jkω
More informationLecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions
Lecture 8. PID control. The role of P, I, and D action 2. PID tuning Indutrial proce control (92... today) Feedback control i ued to improve the proce performance: tatic performance: for contant reference,
More informationChapter 9: Controller design. Controller design. Controller design
Chapter 9. Controller Deign 9.. Introduction 9.2. Eect o negative eedback on the network traner unction 9.2.. Feedback reduce the traner unction rom diturbance to the output 9.2.2. Feedback caue the traner
More informationChapter 17 Amplifier Frequency Response
hapter 7 Amplifier Frequency epone Microelectronic ircuit Deign ichard. Jaeger Travi N. Blalock 8/0/0 hap 7- hapter Goal eview tranfer function analyi and dominant-pole approximation of amplifier tranfer
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder Cloed-loop buck converter example: Section 9.5.4 In ECEN 5797, we ued the CCM mall ignal model to
More informationEE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject
EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation
More informationMAE140 Linear Circuits Fall 2012 Final, December 13th
MAE40 Linear Circuit Fall 202 Final, December 3th Intruction. Thi exam i open book. You may ue whatever written material you chooe, including your cla note and textbook. You may ue a hand calculator with
More informationEE 508 Lecture 16. Filter Transformations. Lowpass to Bandpass Lowpass to Highpass Lowpass to Band-reject
EE 508 Lecture 6 Filter Tranformation Lowpa to Bandpa Lowpa to Highpa Lowpa to Band-reject Review from Lat Time Theorem: If the perimeter variation and contact reitance are neglected, the tandard deviation
More informationFollow The Leader Architecture
ECE 6(ESS) Follow The Leader Architecture 6 th Order Elliptic andpa Filter A numerical example Objective To deign a 6th order bandpa elliptic filter uing the Follow-the-Leader (FLF) architecture. The pecification
More information24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
More informationHomework Assignment No. 3 - Solutions
ECE 6440 Summer 2003 Page 1 Homework Aignment o. 3 Problem 1 (10 point) Aume an LPLL ha F() 1 and the PLL parameter are 0.8V/radian, K o 100 MHz/V, and the ocillation frequency, f oc 500MHz. Sketch the
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2005. Initial Condition Source 0 V battery witch flip at t 0 find i 3 (t) Component value:
More informationA Simple Approach to Synthesizing Naïve Quantized Control for Reference Tracking
A Simple Approach to Syntheizing Naïve Quantized Control for Reference Tracking SHIANG-HUA YU Department of Electrical Engineering National Sun Yat-Sen Univerity 70 Lien-Hai Road, Kaohiung 804 TAIAN Abtract:
More informationECE 3510 Root Locus Design Examples. PI To eliminate steady-state error (for constant inputs) & perfect rejection of constant disturbances
ECE 350 Root Locu Deign Example Recall the imple crude ervo from lab G( ) 0 6.64 53.78 σ = = 3 23.473 PI To eliminate teady-tate error (for contant input) & perfect reection of contant diturbance Note:
More informationLecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004
METR4200 Advanced Control Lecture 4 Chapter Nie Controller Deign via Frequency Repone G. Hovland 2004 Deign Goal Tranient repone via imple gain adjutment Cacade compenator to improve teady-tate error Cacade
More informationChapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog
Chapter Sampling and Quantization.1 Analog and Digital Signal In order to invetigate ampling and quantization, the difference between analog and digital ignal mut be undertood. Analog ignal conit of continuou
More informationS_LOOP: SINGLE-LOOP FEEDBACK CONTROL SYSTEM ANALYSIS
S_LOOP: SINGLE-LOOP FEEDBACK CONTROL SYSTEM ANALYSIS by Michelle Gretzinger, Daniel Zyngier and Thoma Marlin INTRODUCTION One of the challenge to the engineer learning proce control i relating theoretical
More informationGiven the following circuit with unknown initial capacitor voltage v(0): X(s) Immediately, we know that the transfer function H(s) is
EE 4G Note: Chapter 6 Intructor: Cheung More about ZSR and ZIR. Finding unknown initial condition: Given the following circuit with unknown initial capacitor voltage v0: F v0/ / Input xt 0Ω Output yt -
More informationSummary of last lecture
EE47 Lecture 0 Switched-capacitor filter Switched-capacitor network electronic noie Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology
More informationHIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS)
HIGHER-ORDER FILTERS Cacade of Biquad Filter Follow the Leader Feedbac Filter (FLF) ELEN 6 (ESS) Than for ome of the material to David Hernandez Garduño CASCADE FILTER DESIGN N H ( ) Π H ( ) H ( ) H (
More informationCHAPTER 13 FILTERS AND TUNED AMPLIFIERS
HAPTE FILTES AND TUNED AMPLIFIES hapter Outline. Filter Traniion, Type and Specification. The Filter Tranfer Function. Butterworth and hebyhev Filter. Firt Order and Second Order Filter Function.5 The
More informationHomework 12 Solution - AME30315, Spring 2013
Homework 2 Solution - AME335, Spring 23 Problem :[2 pt] The Aerotech AGS 5 i a linear motor driven XY poitioning ytem (ee attached product heet). A friend of mine, through careful experimentation, identified
More informationLecture 6: Resonance II. Announcements
EES 5 Spring 4, Lecture 6 Lecture 6: Reonance II EES 5 Spring 4, Lecture 6 Announcement The lab tart thi week You mut how up for lab to tay enrolled in the coure. The firt lab i available on the web ite,
More informationQuestion 1 Equivalent Circuits
MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication
More informationReference:W:\Lib\MathCAD\Default\defaults.mcd
4/9/9 Page of 5 Reference:W:\Lib\MathCAD\Default\default.mcd. Objective a. Motivation. Finite circuit peed, e.g. amplifier - effect on ignal. E.g. how "fat" an amp do we need for audio? For video? For
More informationLecture 12 - Non-isolated DC-DC Buck Converter
ecture 12 - Non-iolated DC-DC Buck Converter Step-Down or Buck converter deliver DC power from a higher voltage DC level ( d ) to a lower load voltage o. d o ene ref + o v c Controller Figure 12.1 The
More information5.5 Application of Frequency Response: Signal Filters
44 Dynamic Sytem Second order lowpa filter having tranfer function H()=H ()H () u H () H () y Firt order lowpa filter Figure 5.5: Contruction of a econd order low-pa filter by combining two firt order
More informationinto a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get
Lecture 25 Introduction to Some Matlab c2d Code in Relation to Sampled Sytem here are many way to convert a continuou time function, { h( t) ; t [0, )} into a dicrete time function { h ( k) ; k {0,,, }}
More informationGNSS Solutions: What is the carrier phase measurement? How is it generated in GNSS receivers? Simply put, the carrier phase
GNSS Solution: Carrier phae and it meaurement for GNSS GNSS Solution i a regular column featuring quetion and anwer about technical apect of GNSS. Reader are invited to end their quetion to the columnit,
More informationDigital Control System
Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital
More information11.2 Stability. A gain element is an active device. One potential problem with every active circuit is its stability
5/7/2007 11_2 tability 1/2 112 tability eading Aignment: pp 542-548 A gain element i an active device One potential problem with every active circuit i it tability HO: TABIITY Jim tile The Univ of Kana
More informationECE382/ME482 Spring 2004 Homework 4 Solution November 14,
ECE382/ME482 Spring 2004 Homework 4 Solution November 14, 2005 1 Solution to HW4 AP4.3 Intead of a contant or tep reference input, we are given, in thi problem, a more complicated reference path, r(t)
More informationLecture 8 - SISO Loop Design
Lecture 8 - SISO Loop Deign Deign approache, given pec Loophaping: in-band and out-of-band pec Fundamental deign limitation for the loop Gorinevky Control Engineering 8-1 Modern Control Theory Appy reult
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2003. Cacaded Op Amp [DC&L, problem 4.29] An ideal op amp ha an output impedance of zero,
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECE60: etwork Theory Broadbad Circuit Deig Fall 04 Lecture 3: PLL Aalyi Sam Palermo Aalog & Mixed-Sigal Ceter Texa A&M Uiverity Ageda & Readig PLL Overview & Applicatio PLL Liear Model Phae & Frequecy
More informationRoot Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples
Root Locu Content Root locu, ketching algorithm Root locu, example Root locu, proof Root locu, control example Root locu, influence of zero and pole Root locu, lead lag controller deign 9 Spring ME45 -
More informationME 375 FINAL EXAM Wednesday, May 6, 2009
ME 375 FINAL EXAM Wedneday, May 6, 9 Diviion Meckl :3 / Adam :3 (circle one) Name_ Intruction () Thi i a cloed book examination, but you are allowed three ingle-ided 8.5 crib heet. A calculator i NOT allowed.
More informationEE C128 / ME C134 Problem Set 1 Solution (Fall 2010) Wenjie Chen and Jansen Sheng, UC Berkeley
EE C28 / ME C34 Problem Set Solution (Fall 200) Wenjie Chen and Janen Sheng, UC Berkeley. (0 pt) BIBO tability The ytem h(t) = co(t)u(t) i not BIBO table. What i the region of convergence for H()? A bounded
More informationControl Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:
Control Sytem Engineering ( Chapter 7. Steady-State Error Prof. Kwang-Chun Ho kwangho@hanung.ac.kr Tel: 0-760-453 Fax:0-760-4435 Introduction In thi leon, you will learn the following : How to find the
More information55:041 Electronic Circuits
55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear
More informationLinearteam tech paper. The analysis of fourth-order state variable filter and it s application to Linkwitz- Riley filters
Linearteam tech paper The analyi of fourth-order tate variable filter and it application to Linkwitz- iley filter Janne honen 5.. TBLE OF CONTENTS. NTOCTON.... FOTH-OE LNWTZ-LEY (L TNSFE FNCTON.... TNSFE
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 5, Issue 5, November 2015
Optimum Deign of Charge Pump Circuit Uing Genetic Algorithm Dr. Ahmad T. Youni, Shamil H. Huein, and Ahmad A. Imail Abtract Integrated charge pump circuit are power converter ued to obtain a different
More informationECE-202 FINAL December 13, 2016 CIRCLE YOUR DIVISION
ECE-202 Final, Fall 16 1 ECE-202 FINAL December 13, 2016 Name: (Pleae print clearly.) Student Email: CIRCLE YOUR DIVISION DeCarlo- 8:30-9:30 Talavage-9:30-10:30 2021 2022 INSTRUCTIONS There are 35 multiple
More informationChapter 7. Root Locus Analysis
Chapter 7 Root Locu Analyi jw + KGH ( ) GH ( ) - K 0 z O 4 p 2 p 3 p Root Locu Analyi The root of the cloed-loop characteritic equation define the ytem characteritic repone. Their location in the complex
More informationLecture 5 Introduction to control
Lecture 5 Introduction to control Tranfer function reviited (Laplace tranform notation: ~jω) () i the Laplace tranform of v(t). Some rule: ) Proportionality: ()/ in () 0log log() v (t) *v in (t) () * in
More informationIntroduction to Laplace Transform Techniques in Circuit Analysis
Unit 6 Introduction to Laplace Tranform Technique in Circuit Analyi In thi unit we conider the application of Laplace Tranform to circuit analyi. A relevant dicuion of the one-ided Laplace tranform i found
More informationSKEE 3143 CONTROL SYSTEM DESIGN. CHAPTER 3 Compensator Design Using the Bode Plot
SKEE 3143 CONTROL SYSTEM DESIGN CHAPTER 3 Compenator Deign Uing the Bode Plot 1 Chapter Outline 3.1 Introduc4on Re- viit to Frequency Repone, ploang frequency repone, bode plot tability analyi. 3.2 Gain
More informationCHAPTER 4 DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL
98 CHAPTER DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL INTRODUCTION The deign of ytem uing tate pace model for the deign i called a modern control deign and it i
More informationThe Operational Amplifier
The Operational Amplifier The operational amplifier i a building block of modern electronic intrumentation. Therefore, matery of operational amplifier fundamental i paramount to any practical application
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM-SHAPING CIRCUITS
CHAPTE 4 SIGNA GENEATS AN WAEFM-SHAPING CICUITS Chapter utline 4. Baic Principle o Sinuoidal cillator 4. p Amp-C cillator 4. C and Crytal cillator 4.4 Bitable Multiibrator 4.5 Generation o Square and Triangular
More informationFUNDAMENTALS OF POWER SYSTEMS
1 FUNDAMENTALS OF POWER SYSTEMS 1 Chapter FUNDAMENTALS OF POWER SYSTEMS INTRODUCTION The three baic element of electrical engineering are reitor, inductor and capacitor. The reitor conume ohmic or diipative
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationMassachusetts Institute of Technology Dynamics and Control II
I E Maachuett Intitute of Technology Department of Mechanical Engineering 2.004 Dynamic and Control II Laboratory Seion 5: Elimination of Steady-State Error Uing Integral Control Action 1 Laboratory Objective:
More informationTuning of High-Power Antenna Resonances by Appropriately Reactive Sources
Senor and Simulation Note Note 50 Augut 005 Tuning of High-Power Antenna Reonance by Appropriately Reactive Source Carl E. Baum Univerity of New Mexico Department of Electrical and Computer Engineering
More informationEE Control Systems LECTURE 14
Updated: Tueday, March 3, 999 EE 434 - Control Sytem LECTURE 4 Copyright FL Lewi 999 All right reerved ROOT LOCUS DESIGN TECHNIQUE Suppoe the cloed-loop tranfer function depend on a deign parameter k We
More informationDesign of Digital Filters
Deign of Digital Filter Paley-Wiener Theorem [ ] ( ) If h n i a caual energy ignal, then ln H e dω< B where B i a finite upper bound. One implication of the Paley-Wiener theorem i that a tranfer function
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE5 - Fall 5 Microelectronic Device and ircuit Lecture 9 Second-Order ircuit Amplifier Frequency Repone Announcement Homework 8 due tomorrow noon Lab 7 next week Reading: hapter.,.3. Lecture Material Lat
More informationSampling and the Discrete Fourier Transform
Sampling and the Dicrete Fourier Tranform Sampling Method Sampling i mot commonly done with two device, the ample-and-hold (S/H) and the analog-to-digital-converter (ADC) The S/H acquire a CT ignal at
More information376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD. D(s) = we get the compensated system with :
376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD Therefore by applying the lead compenator with ome gain adjutment : D() =.12 4.5 +1 9 +1 we get the compenated ytem with : PM =65, ω c = 22 rad/ec, o
More informationEE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis
EE/ME/AE34: Dynamical Sytem Chapter 8: Tranfer Function Analyi The Sytem Tranfer Function Conider the ytem decribed by the nth-order I/O eqn.: ( n) ( n 1) ( m) y + a y + + a y = b u + + bu n 1 0 m 0 Taking
More informationDepartment of Mechanical Engineering Massachusetts Institute of Technology Modeling, Dynamics and Control III Spring 2002
Department of Mechanical Engineering Maachuett Intitute of Technology 2.010 Modeling, Dynamic and Control III Spring 2002 SOLUTIONS: Problem Set # 10 Problem 1 Etimating tranfer function from Bode Plot.
More informationEE 477 Digital Signal Processing. 4 Sampling; Discrete-Time
EE 477 Digital Signal Proceing 4 Sampling; Dicrete-Time Sampling a Continuou Signal Obtain a equence of ignal ample uing a periodic intantaneou ampler: x [ n] = x( nt ) Often plot dicrete ignal a dot or
More informationActive Filters an Introduction
Active Filter an Introduction + Vin() - Filter circuit G() + Vout() - Active Filter. Continuou-time or Sampled-data. Employ active element (e.g. tranitor, amplifier, op-amp) a. inductor-le (continuou-time)
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial :. PT_EE_A+C_Control Sytem_798 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubanewar olkata Patna Web: E-mail: info@madeeay.in Ph: -4546 CLASS TEST 8-9 ELECTRICAL ENGINEERING Subject
More informationLecture 10 Filtering: Applied Concepts
Lecture Filtering: Applied Concept In the previou two lecture, you have learned about finite-impule-repone (FIR) and infinite-impule-repone (IIR) filter. In thee lecture, we introduced the concept of filtering
More informationMM1: Basic Concept (I): System and its Variables
MM1: Baic Concept (I): Sytem and it Variable A ytem i a collection of component which are coordinated together to perform a function Sytem interact with their environment. The interaction i defined in
More informationAdder Circuits Ivor Page 1
Adder Circuit Adder Circuit Ivor Page 4. The Ripple Carr Adder The ripple carr adder i probabl the implet parallel binar adder. It i made up of k full-adder tage, where each full-adder can be convenientl
More informationDesigning Circuits Synthesis - Lego
Deigning Circuit Synthei Lego Port a pair of terminal to a cct Oneport cct; meaure I and at ame port I Drivingpoint impedance input impedance equiv impedance Twoport Tranfer function; meaure input at one
More informationData Converters. Introduction. Overview. The ideal data converter. Sampling. x t x nt x t t nt
Data Converter Overview Introduction Pietro Andreani Dept. of Electrical and Information echnology Lund Univerity, Sweden Introduction he ideal A/D and D/A data converter Sampling Amplitude quantization
More informationCONTROL SYSTEMS. Chapter 2 : Block Diagram & Signal Flow Graphs GATE Objective & Numerical Type Questions
ONTOL SYSTEMS hapter : Bloc Diagram & Signal Flow Graph GATE Objective & Numerical Type Quetion Quetion 6 [Practice Boo] [GATE E 994 IIT-Kharagpur : 5 Mar] educe the ignal flow graph hown in figure below,
More informationECE Linear Circuit Analysis II
ECE 202 - Linear Circuit Analyi II Final Exam Solution December 9, 2008 Solution Breaking F into partial fraction, F 2 9 9 + + 35 9 ft δt + [ + 35e 9t ]ut A 9 Hence 3 i the correct anwer. Solution 2 ft
More informationf max = GHz I ave PartAData 2 :=
NTU 6342 / EE 24 Homework #3 SOLUTIONS Problem #: Delay time: t p_fo4_2 :=.424n t p_fo4_ := 2.2n Simulation value: T min := 2 t p_fo4_2 T max := 2 t p_fo4_ T min =.848 n T max = 4.24 n f max := T min Part
More informationBASIC INDUCTION MOTOR CONCEPTS
INDUCTION MOTOS An induction motor ha the ame phyical tator a a ynchronou machine, with a different rotor contruction. There are two different type of induction motor rotor which can be placed inide the
More informationChapter 13. Root Locus Introduction
Chapter 13 Root Locu 13.1 Introduction In the previou chapter we had a glimpe of controller deign iue through ome imple example. Obviouly when we have higher order ytem, uch imple deign technique will
More informationLecture 17: Frequency Response of Amplifiers
ecture 7: Frequency epone of Aplifier Gu-Yeon Wei Diiion of Engineering and Applied Science Harard Unierity guyeon@eec.harard.edu Wei Oeriew eading S&S: Chapter 7 Ski ection ince otly decribed uing BJT
More informationME2142/ME2142E Feedback Control Systems
Root Locu Analyi Root Locu Analyi Conider the cloed-loop ytem R + E - G C B H The tranient repone, and tability, of the cloed-loop ytem i determined by the value of the root of the characteritic equation
More informationSeveral schematic symbols for a capacitor are shown below. The symbol resembles the two conducting surfaces separated with a dielectric.
Capacitor Capacitor are two terminal, paive energy torage device. They tore electrical potential energy in the form of an electric field or charge between two conducting urface eparated by an inulator
More informationWolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems
Wolfgang Hofle Wolfgang.Hofle@cern.ch CERN CAS Darmtadt, October 9 Feedback i a mechanim that influence a ytem by looping back an output to the input a concept which i found in abundance in nature and
More informationDesign By Emulation (Indirect Method)
Deign By Emulation (Indirect Method he baic trategy here i, that Given a continuou tranfer function, it i required to find the bet dicrete equivalent uch that the ignal produced by paing an input ignal
More informationOn Stability of Electronic Circuits
roceeding of the th WSAS International Conference on CIUITS On Stability of lectronic Circuit HASSAN FATHABADI lectrical ngineering Department Azad Univerity (South Tehran Branch) Tehran, IAN h4477@hotmailcom
More information( 1) EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #10 on Laplace Transforms
EE 33 Linear Signal & Sytem (Fall 08) Solution Set for Homework #0 on Laplace Tranform By: Mr. Houhang Salimian & Prof. Brian L. Evan Problem. a) xt () = ut () ut ( ) From lecture Lut { ()} = and { } t
More informationME 375 FINAL EXAM SOLUTIONS Friday December 17, 2004
ME 375 FINAL EXAM SOLUTIONS Friday December 7, 004 Diviion Adam 0:30 / Yao :30 (circle one) Name Intruction () Thi i a cloed book eamination, but you are allowed three 8.5 crib heet. () You have two hour
More informationChapter 2: Problem Solutions
Chapter 2: Solution Dicrete Time Proceing of Continuou Time Signal Sampling à 2.. : Conider a inuoidal ignal and let u ample it at a frequency F 2kHz. xt 3co000t 0. a) Determine and expreion for the ampled
More informationFigure 1 Siemens PSSE Web Site
Stability Analyi of Dynamic Sytem. In the lat few lecture we have een how mall ignal Lalace domain model may be contructed of the dynamic erformance of ower ytem. The tability of uch ytem i a matter of
More informationSensorless speed control including zero speed of non salient PM synchronous drives
BULLETIN OF THE POLISH ACADEMY OF SCIENCES TECHNICAL SCIENCES Vol. 54, No. 3, 2006 Senorle peed control including zero peed of non alient PM ynchronou drive H. RASMUSSEN Aalborg Univerity, Fredrik Bajer
More informationIII.9. THE HYSTERESIS CYCLE OF FERROELECTRIC SUBSTANCES
III.9. THE HYSTERESIS CYCLE OF FERROELECTRIC SBSTANCES. Work purpoe The analyi of the behaviour of a ferroelectric ubtance placed in an eternal electric field; the dependence of the electrical polariation
More informationNOTE: The items d) and e) of Question 4 gave you bonus marks.
MAE 40 Linear ircuit Summer 2007 Final Solution NOTE: The item d) and e) of Quetion 4 gave you bonu mark. Quetion [Equivalent irciut] [4 mark] Find the equivalent impedance between terminal A and B in
More informationμ + = σ = D 4 σ = D 3 σ = σ = All units in parts (a) and (b) are in V. (1) x chart: Center = μ = 0.75 UCL =
Our online Tutor are available 4*7 to provide Help with Proce control ytem Homework/Aignment or a long term Graduate/Undergraduate Proce control ytem Project. Our Tutor being experienced and proficient
More informationG(s) = 1 s by hand for! = 1, 2, 5, 10, 20, 50, and 100 rad/sec.
6003 where A = jg(j!)j ; = tan Im [G(j!)] Re [G(j!)] = \G(j!) 2. (a) Calculate the magnitude and phae of G() = + 0 by hand for! =, 2, 5, 0, 20, 50, and 00 rad/ec. (b) ketch the aymptote for G() according
More information( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function
ECSE CP7 olution Spring 5 ) Bode plot/tranfer function a. Draw magnitude and phae bode plot for the tranfer function H( ). ( ) ( E4) In your magnitude plot, indicate correction at the pole and zero. Step
More informationEE Control Systems LECTURE 6
Copyright FL Lewi 999 All right reerved EE - Control Sytem LECTURE 6 Updated: Sunday, February, 999 BLOCK DIAGRAM AND MASON'S FORMULA A linear time-invariant (LTI) ytem can be repreented in many way, including:
More informationMarch 18, 2014 Academic Year 2013/14
POLITONG - SHANGHAI BASIC AUTOMATIC CONTROL Exam grade March 8, 4 Academic Year 3/4 NAME (Pinyin/Italian)... STUDENT ID Ue only thee page (including the back) for anwer. Do not ue additional heet. Ue of
More informationActive Filters an Introduction
Active Filter an Introduction + Vin() - Filter circuit G() + Vout() - Active Filter. Continuou-time or Sampled-data. Employ active element (e.g. tranitor, amplifier, op-amp) a. inductor-le (continuou-time)
More informationIntroduction. Physical parameters to be measured are most of the time nonelectrical.
Note-6 TRNSDUCERS Introduction Phyical parameter to be meaured are mot of the time nonelectrical. Non-electrical quantitie are converted into electrical quantitie for better meaurement. Thi i becaue electrical
More informationGain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays
Gain and Phae Margin Baed Delay Dependent Stability Analyi of Two- Area LFC Sytem with Communication Delay Şahin Sönmez and Saffet Ayaun Department of Electrical Engineering, Niğde Ömer Halidemir Univerity,
More informationSpeaker. Low- Pass Filter. D/A Converter. Power Amp. Counter. Memory. Clock
Maachuett Intitute of Technology Department of Electrical Engineering and Computer Science 6.00 { Electronic Circuit Homework # Solution Handout F9806 Iued /0/98 { Due /4/98 Introduction Thi homework aignment
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)
More information