Chapter 9: Controller design. Controller design. Controller design
|
|
- Ami Cameron
- 6 years ago
- Views:
Transcription
1 Chapter 9. Controller Deign 9.. Introduction 9.2. Eect o negative eedback on the network traner unction Feedback reduce the traner unction rom diturbance to the output Feedback caue the traner unction rom the reerence input to the output to be inenitive to variation in the gain in the orward path o the loop 9.3. Contruction o the important quantitie /(T) and T/(T) and the cloed-loop traner unction Controller deign 9.4. Stability The phae margin tet The relation between phae margin and cloed-loop damping actor Tranient repone v. damping actor 9.5. Regulator deign Lead (PD) compenator Lag (PI) compenator Combined (PID) compenator Deign example 2 Controller deign 9.6. Meaurement o loop gain Voltage injection Current injection Meaurement o untable ytem 9.7. Summary o key point 3
2 9.. Introduction v g (t) Switching converter Load i load (t) v(t) Output voltage o a witching converter depend on duty cycle d, input voltage v g, and load current i load. δ(t) δ(t) Tranitor gate driver Pule-width modulator v c (t) v g (t) dt T t v(t) Diturbance i load (t) d(t) Switching converter v(t) = (v g, i load, d) } } Control input 4 The dc regulator application Objective: maintain contant output voltage v(t) = V, in pite o diturbance in v g (t) and i load (t). Typical variation in v g (t): 00Hz or 20Hz ripple, produced by rectiier circuit. v g (t) i load (t) d(t) Switching converter v(t) = (v g, i load, d) } } Diturbance Control input v(t) Load current variation: a igniicant tep-change in load current, uch a rom 50% to 00% o rated value, may be applied. A typical output voltage regulation peciication: 5V ± 0.V. Circuit element are contructed to ome peciied tolerance. In high volume manuacturing o converter, all output voltage mut meet peciication. 5 The dc regulator application So we cannot expect to et the duty cycle to a ingle value, and obtain a given contant output voltage under all condition. Negative eedback: build a circuit that automatically adjut the duty cycle a neceary, to obtain the peciied output voltage with high accuracy, regardle o diturbance or component tolerance. 6
3 Negative eedback: a witching regulator ytem Power input Switching converter i load Load v g v Senor gain Tranitor gate driver δ Pule-width modulator 7 Error ignal v c G c () v e Hv Compenator Reerence input v re Negative eedback v re Reerence input Error ignal v e (t) v c Compenator Pule-width modulator Senor gain v g (t) i load (t) d(t) Switching converter v(t) = (v } g, i load, d) Diturbance Control input } v(t) Eect o negative eedback on the network traner unction Small ignal model: open-loop converter e()d() : M(D) L e v g () j()d() C v() R i load () Output voltage can be expreed a where v()=g vd() d()g vg() v g()z out() i load() G vd ()= v() d() v g =0 i load =0 G vg ()= v() v g () d =0 i load =0 Z out ()= v() i load () d =0 v g =0 9
4 Voltage regulator ytem mall-ignal model Ue mall-ignal converter model v g () Perturb and linearize remainder o eedback loop: v re(t)=v re v re(t) v e(t)=v e v e(t) etc. v re () Reerence input Error ignal v e () e()d() j()d() G c () Compenator v c () : M(D) V M Pule-width modulator L e d() C v() R i load () v() Senor gain 0 Regulator ytem mall-ignal block diagram i load () v Z out () g () G vg () ac line variation Pule-width Compenator modulator v re () v e () v c () d() G Reerence Error c () V G vd () M Duty cycle input ignal variation Converter power tage Load current variation v() Output voltage variation v() Senor gain Solution o block diagram Manipulate block diagram to olve or v(). Reult i G v = v c G vd / V M Z re v HG c G vd / V g i out M HG c G vd / V load M HG c G vd / V M G vg which i o the orm G vg Z out v = v T re H T v g T i load T with T()= G c() G vd()/v M ="loop gain" Loop gain T() = product o the gain around the negative eedback loop. 2
5 9.2.. Feedback reduce the traner unction rom diturbance to the output Original (open-loop) line-to-output traner unction: G vg ()= v() v g () d =0 i load =0 With addition o negative eedback, the line-to-output traner unction become: v() v g () v re =0 i load =0 = G vg() T() Feedback reduce the line-to-output traner unction by a actor o T() I T() i large in magnitude, then the line-to-output traner unction become mall. 3 Cloed-loop output impedance Original (open-loop) output impedance: Z out ()= With addition o negative eedback, the output impedance become: Feedback reduce the output impedance by a actor o T() v() i load () d =0 v g =0 v() = Z out() i load () v re =0 T() v g =0 I T() i large in magnitude, then the output impedance i greatly reduced in magnitude Feedback caue the traner unction rom the reerence input to the output to be inenitive to variation in the gain in the orward path o the loop Cloed-loop traner unction rom v re to v() i: v() = v re () T() v g =0 T() i load =0 I the loop gain i large in magnitude, i.e., >>, then (T) T and T/(T) T/T =. The traner unction then become v() v re () which i independent o the gain in the orward path o the loop. Thi reult applie equally well to dc value: V = V re H(0) T(0) T(0) H(0) 5
6 9.3. Contruction o the important quantitie /(T) and T/(T) Example 8 6 T 0 db Q db ω z T()=T 0 2 Qω p ω p ω p p 4/decade z 2/decade c Croover requency p2 4/decade 4 Hz 0 Hz 00 Hz khz 0 khz 00 khz At the croover requency c, = 6 Approximating /(T) and T/(T) T or >> T T or << T() or >> T() or << 7 Example: contruction o T/(T) 8 6 T or >> T T or << 4 p 2 2 T T z 2/decade Croover requency c p2 4/decade 4 Hz 0 Hz 00 Hz khz 0 khz 00 khz 8
7 Example: analytical expreion or approximate reerence to output traner unction At requencie uiciently le that the croover requency, the loop gain T() ha large magnitude. The traner unction rom the reerence to the output become v() v re () = T() T() Thi i the deired behavior: the output ollow the reerence according to the ideal gain /. The eedback loop work well at requencie where the loop gain T() ha large magnitude. At requencie above the croover requency, <. The quantity T/(T) then ha magnitude approximately equal to, and we obtain v() v re () = T() T() T() = G c()g vd () V M Thi coincide with the open-loop traner unction rom the reerence to the output. At requencie where <, the loop ha eentially no eect on the traner unction rom the reerence to the output. 9 Same example: contruction o /(T) T 0 db p 4/decade 4/decade T 0 db p Q db z 2/decade 2/decade z Q db T c Croover requency T() p2 T() or >> or << 4/decade 8 Hz 0 Hz 00 Hz khz 0 khz 00 khz 20 Interpretation: how the loop reject diturbance Below the croover requency: < c and > Then /(T) /T, and diturbance are reduced in magnitude by / T() or >> T() or << Above the croover requency: > c and < Then /(T), and the eedback loop ha eentially no eect on diturbance 2
8 Terminology: open-loop v. cloed-loop Original traner unction, beore introduction o eedback ( open-loop traner unction ): G vd() G vg() Z out() Upon introduction o eedback, thee traner unction become ( cloed-loop traner unction ): T() T() The loop gain: T() G vg () T() Z out () T() Stability Even though the original open-loop ytem i table, the cloed-loop traner unction can be untable and contain right hal-plane pole. Even when the cloed-loop ytem i table, the tranient repone can exhibit undeirable ringing and overhoot, due to the high Q -actor o the cloedloop pole in the vicinity o the croover requency. When eedback detabilize the ytem, the denominator (T()) term in the cloed-loop traner unction contain root in the right hal-plane (i.e., with poitive real part). I T() i a rational raction o the orm N() / D(), where N() and D() are polynomial, then we can write T() T() = N() D() N() D() T() = N() D() N() = N()D() D() = N()D() Could evaluate tability by evaluating N() D(), then actoring to evaluate root. Thi i a lot o work, and i not very illuminating. 23 Determination o tability directly rom T() Nyquit tability theorem: general reult. A pecial cae o the Nyquit tability theorem: the phae margin tet Allow determination o cloed-loop tability (i.e., whether /(T()) contain RHP pole) directly rom the magnitude and phae o T(). A good deign tool: yield inight into how T() hould be haped, to obtain good perormance in traner unction containing /(T()) term. 24
9 9.4.. The phae margin tet A tet on T(), to determine whether /(T()) contain RHP pole. The croover requency c i deined a the requency where T(j2π c ) = 0dB The phae margin ϕ m i determined rom the phae o T() at c, a ollow: ϕ m = 8 T(j2π c ) I there i exactly one croover requency, and i T() contain no RHP pole, then the quantitie T()/(T()) and /(T()) contain no RHP pole whenever the phae margin ϕ m i poitive. 25 Example: a loop gain leading to a table cloed-loop ytem 6 4 T 2 p z Croover requency T c ϕ m 8 27 Hz 0 Hz 00 Hz khz 0 khz 00 khz T(j2π c ) = 2 ϕ m = 8 2 = Example: a loop gain leading to an untable cloed-loop ytem 6 4 T 2 p Croover requency T p2 c ϕ m (< 0) 8 27 Hz 0 Hz 00 Hz khz 0 khz 00 khz T(j2π c ) = 23 ϕ m = 8 23 = 5 27
10 The relation between phae margin and cloed-loop damping actor How much phae margin i required? A mall poitive phae margin lead to a table cloed-loop ytem having complex pole near the croover requency with high Q. The tranient repone exhibit overhoot and ringing. Increaing the phae margin reduce the Q. Obtaining real pole, with no overhoot and ringing, require a large phae margin. The relation between phae margin and cloed-loop Q i quantiied in thi ection. 28 A imple econd-order ytem Conider the cae where T() 2 can be wellapproximated in 4 the vicinity o the croover requency a T() = ω 0 ω T 2 2/decade 0 T 9 2 /0 2 ϕ m /decade Cloed-loop repone I Then or, T() = ω 0 ω 2 T() T() = T() = ω 2 0 ω 0 ω 2 T() T() = Qω c ω c 2 where ω c = ω 0ω 2 =2π c Q = ω 0 ω c = ω 0 ω 2 30
11 Low-Q cae Q = ω 0 ω c = ω 0 ω 2 low-q approximation: Q ω c = ω ω c 0 Q = ω 2 2/decade T T 0 0 c = 0 2 Q = 0 / c /decade 3 High-Q cae ω c = ω 0ω 2 =2π c Q = ω 0 ω c = 2/decade 0 2 ω 0 ω T T c = Q = 0 / c 4/decade 32 Q v. ϕ m Solve or exact croover requency, evaluate phae margin, expre a unction o ϕ m. Reult i: Q = co ϕ m in ϕ m ϕ =tan - 4Q 4 m 2Q 4 33
12 Q v. ϕ m Q 2 5 db 5 db 5 db 5 db Q = ϕ m = 52 Q = db ϕ m = ϕ m Tranient repone v. damping actor Unit-tep repone o econd-order ytem T()/(T()) v(t)= 2Qe-ω c t/2q 4Q 2 in 4Q 2 ω 2Q c t tan - 4Q 2 Q > 0.5 ω 2 ω v(t)= ω 2 ω e ω t ω ω e ω 2 t 2 Q < 0.5 ω, ω 2 = ω c 2Q ± 4Q2 For Q > 0.5, the peak value i peak v(t)=e π / 4Q2 35 Tranient repone v. damping actor v(t) 2.5 Q = 50 Q = 0 Q = 4 Q = Q = Q = 0.75 Q = 0.5 Q = 0.3 Q = 0.2 Q = 0. 0 Q = 0.05 Q = ω c t, radian 36
13 9.5. Regulator deign Typical peciication: Eect o load current variation on output voltage regulation Thi i a limit on the maximum allowable output impedance Eect o input voltage variation on the output voltage regulation Thi limit the maximum allowable line-to-output traner unction Tranient repone time Thi require a uiciently high croover requency Overhoot and ringing An adequate phae margin mut be obtained The regulator deign problem: add compenator network G c () to modiy T() uch that all peciication are met Lead (PD) compenator ω z G c ()=G c0 ω p G c G c0 G c0 p z p ϕmax Improve phae margin G c z = z p p /0 0 z 45 /decade z /0 45 /decade 38 Lead compenator: maximum phae lead 9 Maximum phae lead 75 ϕmax = z p G c ( ϕmax )=tan p / z p z 2 p = in θ z in θ z p 39
14 Lead compenator deign To optimally obtain a compenator phae lead o θ at requency c, the pole and zero requencie hould be choen a ollow: z = c p = c in θ in θ in θ in θ I it i deired that the magnitude o the compenator gain at c be unity, then G c0 hould be choen a G c0 = z p G c G c p G c0 z p G c0 ϕmax z = z p p /0 0 z 45 /decade z /0 45 /decade 40 Example: lead compenation 6 T 0 4 T 0 G c0 Original gain T Compenated gain 0 2 z c 2 p 4 T Compenated phae aymptote Original phae aymptote 9 ϕ m Lag (PI) compenation G c G c ()=G c ω L 2 /decade G c Improve lowrequency loop gain and regulation L 0 L G c 9 L /0 45 /decade 42
15 Example: lag compenation original (uncompenated) loop gain i T T u ()= u0 ω 0 compenator: G c ()=G c ω L Deign trategy: chooe G c to obtain deired croover requency ω L uiciently low to maintain adequate phae margin T u T u T T u0 43 L 0 0 G c T u0 0 L 0 0 Hz 0 Hz 00 Hz khz 0 khz 00 khz c ϕ m Example, continued Contruction o /(T), lag compenator example: 4 2 L 0 G c T u0 c 2 4 T L 0 G c T u0 Hz 0 Hz 00 Hz khz 0 khz 00 khz Combined (PID) compenator ω L ω z G c ()=G cm ω p ω 4 p2 G c G G c c 2 p p2 G cm c z L 2 0 L 45 /decade 0 z p2 /0 9 4 G c 9 L /0 p /0 9/decade z /0 9/decade 0 p
16 Deign example L 50 µh i load v g (t) 28 V Tranitor gate driver δ Pule-width modulator C 500 µf = 00 khz V M = 4 V v c G c () v(t) Compenator R 3 Ω Error ignal v e v re 5 V Hv Senor gain 46 Quiecent operating point Input voltage V g = 28V Output V = 5V, I load = 5A, R = 3Ω Quiecent duty cycle D = 5/28 = Reerence voltage V re = 5V Quiecent value o control voltage V c = DV M = 2.4V Gain H = V re /V = 5/5 = /3 47 Small-ignal model V D 2 d : D L v g () V R d C v() R i load () v re (= 0) Error ignal v e () G c () Compenator v c () d() V M V M = 4 V T() v() H = 3 48
17 Open-loop control-to-output traner unction G vd () G vd ()= D V R L 2 LC tandard orm: G vd ()=G d0 Q 0 ω 0 ω 0 alient eature: 6V G vd G vd 4V G vd Q G d0 = 28 V 29 dbv 0 = db 2V 0 G 0 /2Q 0 vd 0 = 900 Hz V 2V 9 2 4V 8 0 /2Q 0 0 =. khz 27 G d0 = D V =28V 0 = ω 0 2π = 2π LC = khz Q 0 = R C = dB L Hz 0 Hz 00 Hz khz 0 khz 00 khz 49 Open-loop line-to-output traner unction and output impedance G vg ()=D L R 2 LC ame pole a control-to-output traner unction tandard orm: G vg ()=G g0 Q 0 ω 0 ω 0 Output impedance: Z out ()=R L = L C R L 2 LC 2 50 Sytem block diagram T()=G c () G vd () VM T()= G c() V V M D Q 0 ω 0 ω 0 2 v g () ac line variation G vg () i load () Load current variation Z out () v re (=0) v e () G c () T() v c () V M = 4 V V M H = 3 d() Duty cycle variation G vd () Converter power tage v() 5
18 Uncompenated loop gain (with G c = ) 4 T u T u 2 T u T u db Q 0 = db 0 khz With G c =, the loop gain i T u ()=T u0 Q 0 ω 0 ω 0 T u0 = HV DV M = dB T u 0 2Q 0 = 900 Hz c =.8 khz, ϕ m = 5 0 2Q 0 =. khz 4/decade Hz 0 Hz 00 Hz khz 0 khz 00 khz Lead compenator deign Obtain a croover requency o 5 khz, with phae margin o 52 T u ha phae o approximately 8 at 5 khz, hence lead (PD) compenator i needed to increae phae margin. Lead compenator hould have phae o 52 at 5 khz T u ha magnitude o 20.6 db at 5 khz Lead compenator gain hould have magnitude o 20.6 db at 5 khz Lead compenator pole and zero requencie hould be z =(5kHz) p =(5kHz) in (52 ) in (52 ) =.7kHz in (52 ) in (52 ) = 4.5kHz Compenator dc gain hould be G c0 = c 0 2 T u0 z p = 3.7.3dB 53 Lead compenator Bode plot 4 G c p G G c c0 2 G c z G p c0 c z = z p 2 4 z /0 p /0 0 z 9 G c 9 8 Hz 0 Hz 00 Hz khz 0 khz 00 khz 54
19 Loop gain, with lead compenator ω z T()=T u0 G c0 ω p Q 0 ω 0 ω T 0 = db Q 0 = db T T 70 Hz 0 khz z.7 khz c 5 khz 900 Hz p 4 khz.4 khz 7 khz 9. khz ϕ m = Hz 0 Hz 00 Hz khz 0 khz 00 khz 55 /(T), with lead compenator T 0 = db T /T 0 = db 0 z Q 0 = db c p Q 0 need more low-requency loop gain hence, add inverted zero (PID controller) 4 Hz 0 Hz 00 Hz khz 0 khz 00 khz 56 Improved compenator (PID) ω ω L z G c ()=G cm ω 4 p G c G c G c 2 p G cm c z L 2 4 G c 9 L /0 z /0 45 /decade p /0 9/decade 57 0 L 0 z 45 /dec Hz 0 Hz 00 Hz khz 0 khz 00 khz add inverted zero to PD compenator, without changing dc gain or corner requencie chooe L to be c /0, o that phae margin i unchanged
20 T() and /(T()), with PID compenator Q 0 L 0 z c 2 4 T Q 0 p 6 8 Hz 0 Hz 00 Hz khz 0 khz 00 khz 58 Line-to-output traner unction v v g Gvg (0) = D Open-loop G vg 2/decade Cloed-loop G vg T D T u0 G cm Q 0 0 L z c 4/decade Hz 0 Hz 00 Hz khz 0 khz 00 khz Meaurement o loop gain Block Block 2 A Z () v re () v e () G ()v e () v x () G 2 ()v x () = v() T() Objective: experimentally determine loop gain T(), by making meaurement at point A Correct reult i Z T()=G () 2 () G 2 () Z () 60
21 Conventional approach: break loop, meaure T() a conventional traner unction V CC 0 Block Block 2 dc bia Z () v re () v e () G ()v e () v y () v z v x () G 2 ()v x () = v() T m () meaured gain i T m ()= v y() v x () v re =0 v g =0 T m()=g () G 2() 6 Meaured v. actual loop gain Actual loop gain: T()=G () Meaured loop gain: T m()=g () G 2() Expre T m a unction o T: T m ()=T() Z () G 2 () Z () T m () T() provided that Z 2 >> Z 62 Dicuion Breaking the loop dirupt the loading o block 2 on block. A uitable injection point mut be ound, where loading i not igniicant. Breaking the loop dirupt the dc biaing and quiecent operating point. A potentiometer mut be ued, to correctly bia the input to block 2. In the common cae where the dc loop gain i large, it i very diicult to correctly et the dc bia. It would be deirable to avoid breaking the loop, uch that the biaing circuit o the ytem itel et the quiecent operating point. 63
22 9.6.. Voltage injection 0 Block v z Block 2 i() Z () Z () v re () v e () G ()v e () v y () v x () G 2 ()v x () = v() T v () Ac injection ource v z i connected between block and 2 Dc bia i determined by biaing circuit o the ytem itel Injection ource doe modiy loading o block 2 on block 64 Voltage injection: meaured traner unction T v () Network analyzer meaure T v ()= v y() v x () v re =0 v g =0 0 v re () v e () Block v z Block 2 i() Z () Z () G ()v e () v v Z y () x () 2 () T v () G 2 ()v x () = v() Solve block diagram: v e ()= G 2 () v x () v y ()=G () v e ()i() Z () Hence v y()=v x() G 2() G ()i() Z () with i()= v x() Subtitute: v y ()=v x () G () G 2 () Z () which lead to the meaured gain T v ()=G () G 2 () Z () 65 Comparion o T v () with T() Actual loop gain i T()=G () G 2 () Z () Gain meaured via voltage injection: T v ()=G () G 2 () Z () Expre Tv() in term o T(): T v ()=T() Z () Z () Condition or accurate meaurement: T v () T() provided (i) Z () <<, and (ii) T() >> Z () 66
23 Example: voltage injection Block Block 2 v 50 Ω z v y () v x () 500 Ω Z ()=50Ω =500Ω Z () = 0. 20dB Z () =. 0.83dB uppoe actual T()= 0 4 2π 0Hz 2π 00kHz 67 Example: meaured T v () and actual T() 0 8 T v ()=T() Z () Z () 6 4 T v 2 2 Z Z 2 20dB T v 4 0 Hz 00 Hz khz 0 khz 00 khz MHz Current injection 0 v re () v e () G ()v e () T i ()= i y() i x () v re =0 v g =0 Block Block 2 i y () i x () Z () i z () Z () G 2 ()v x () = v() T i () 69
24 Current injection It can be hown that T i ()=T() Z 2() Z 2() Z () Z () Condition or obtaining accurate meaurement: (i) << Z (), and (ii) T() >> Z 2() Z () Injection ource impedance Z i irrelevant. We could inject uing a Thevenin-equivalent voltage ource: i y () C b R v z () i z () i x () Meaurement o untable ytem Injection ource impedance Z doe not aect meaurement Increaing Z reduce loop gain o circuit, tending to tabilize ytem Original (untable) loop gain i meaured (not including Z ), while circuit operate tabily v z Block Block 2 0 Z () R ext Z () v re () v e () G ()v e () v y () L ext v x () G 2 ()v x () = v() T v () Summary o key point. Negative eedback caue the ytem output to cloely ollow the reerence input, according to the gain /. The inluence on the output o diturbance and variation o gain in the orward path i reduced. 2. The loop gain T() i equal to the product o the gain in the orward and eedback path. The loop gain i a meaure o how well the eedback ytem work: a large loop gain lead to better regulation o the output. The croover requency c i the requency at which the loop gain T ha unity magnitude, and i a meaure o the bandwidth o the control ytem. 72
25 Summary o key point 3. The introduction o eedback caue the traner unction rom diturbance to the output to be multiplied by the actor /(T()). At requencie where T i large in magnitude (i.e., below the croover requency), thi actor i approximately equal to /T(). Hence, the inluence o low-requency diturbance on the output i reduced by a actor o /T(). At requencie where T i mall in magnitude (i.e., above the croover requency), the actor i approximately equal to. The eedback loop then ha no eect. Cloed-loop diturbance-tooutput traner unction, uch a the line-to-output traner unction or the output impedance, can eaily be contructed uing the algebra-onthe-graph method. 4. Stability can be aeed uing the phae margin tet. The phae o T i evaluated at the croover requency, and the tability o the important cloed-loop quantitie T/(T) and /(T) i then deduced. Inadequate phae margin lead to ringing and overhoot in the ytem tranient repone, and peaking in the cloed-loop traner unction. 73 Summary o key point 5. Compenator are added in the orward path o eedback loop to hape the loop gain, uch that deired perormance i obtained. Lead compenator, or PD controller, are added to improve the phae margin and extend the control ytem bandwidth. PI controller are ued to increae the low-requency loop gain, to improve the rejection o low-requency diturbance and reduce the teady-tate error. 6. Loop gain can be experimentally meaured by ue o voltage or current injection. Thi approach avoid the problem o etablihing the correct quiecent operating condition in the ytem, a common diiculty in ytem having a large dc loop gain. An injection point mut be ound where intertage loading i not igniicant. Untable loop gain can alo be meaured. 74
Chapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More informationLecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004
METR4200 Advanced Control Lecture 4 Chapter Nie Controller Deign via Frequency Repone G. Hovland 2004 Deign Goal Tranient repone via imple gain adjutment Cacade compenator to improve teady-tate error Cacade
More information376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD. D(s) = we get the compensated system with :
376 CHAPTER 6. THE FREQUENCY-RESPONSE DESIGN METHOD Therefore by applying the lead compenator with ome gain adjutment : D() =.12 4.5 +1 9 +1 we get the compenated ytem with : PM =65, ω c = 22 rad/ec, o
More informationLecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions
Lecture 8. PID control. The role of P, I, and D action 2. PID tuning Indutrial proce control (92... today) Feedback control i ued to improve the proce performance: tatic performance: for contant reference,
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder ZOH: Sampled Data Sytem Example v T Sampler v* H Zero-order hold H v o e = 1 T 1 v *( ) = v( jkω
More informationCHAPTER 8 OBSERVER BASED REDUCED ORDER CONTROLLER DESIGN FOR LARGE SCALE LINEAR DISCRETE-TIME CONTROL SYSTEMS
CHAPTER 8 OBSERVER BASED REDUCED ORDER CONTROLLER DESIGN FOR LARGE SCALE LINEAR DISCRETE-TIME CONTROL SYSTEMS 8.1 INTRODUCTION 8.2 REDUCED ORDER MODEL DESIGN FOR LINEAR DISCRETE-TIME CONTROL SYSTEMS 8.3
More informationSKEE 3143 CONTROL SYSTEM DESIGN. CHAPTER 3 Compensator Design Using the Bode Plot
SKEE 3143 CONTROL SYSTEM DESIGN CHAPTER 3 Compenator Deign Uing the Bode Plot 1 Chapter Outline 3.1 Introduc4on Re- viit to Frequency Repone, ploang frequency repone, bode plot tability analyi. 3.2 Gain
More informationG(s) = 1 s by hand for! = 1, 2, 5, 10, 20, 50, and 100 rad/sec.
6003 where A = jg(j!)j ; = tan Im [G(j!)] Re [G(j!)] = \G(j!) 2. (a) Calculate the magnitude and phae of G() = + 0 by hand for! =, 2, 5, 0, 20, 50, and 00 rad/ec. (b) ketch the aymptote for G() according
More informationHomework 12 Solution - AME30315, Spring 2013
Homework 2 Solution - AME335, Spring 23 Problem :[2 pt] The Aerotech AGS 5 i a linear motor driven XY poitioning ytem (ee attached product heet). A friend of mine, through careful experimentation, identified
More informationWolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems
Wolfgang Hofle Wolfgang.Hofle@cern.ch CERN CAS Darmtadt, October 9 Feedback i a mechanim that influence a ytem by looping back an output to the input a concept which i found in abundance in nature and
More informationECEN620: Network Theory Broadband Circuit Design Fall 2018
ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial :. PT_EE_A+C_Control Sytem_798 Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubanewar olkata Patna Web: E-mail: info@madeeay.in Ph: -4546 CLASS TEST 8-9 ELECTRICAL ENGINEERING Subject
More informationGain and Phase Margins Based Delay Dependent Stability Analysis of Two- Area LFC System with Communication Delays
Gain and Phae Margin Baed Delay Dependent Stability Analyi of Two- Area LFC Sytem with Communication Delay Şahin Sönmez and Saffet Ayaun Department of Electrical Engineering, Niğde Ömer Halidemir Univerity,
More informationECE 3510 Root Locus Design Examples. PI To eliminate steady-state error (for constant inputs) & perfect rejection of constant disturbances
ECE 350 Root Locu Deign Example Recall the imple crude ervo from lab G( ) 0 6.64 53.78 σ = = 3 23.473 PI To eliminate teady-tate error (for contant input) & perfect reection of contant diturbance Note:
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
R. W. Erickon Department of Electrical, Computer, and Energy Engineering Univerity of Colorado, Boulder Cloed-loop buck converter example: Section 9.5.4 In ECEN 5797, we ued the CCM mall ignal model to
More informationME 375 FINAL EXAM Wednesday, May 6, 2009
ME 375 FINAL EXAM Wedneday, May 6, 9 Diviion Meckl :3 / Adam :3 (circle one) Name_ Intruction () Thi i a cloed book examination, but you are allowed three ingle-ided 8.5 crib heet. A calculator i NOT allowed.
More informationRoot Locus Diagram. Root loci: The portion of root locus when k assume positive values: that is 0
Objective Root Locu Diagram Upon completion of thi chapter you will be able to: Plot the Root Locu for a given Tranfer Function by varying gain of the ytem, Analye the tability of the ytem from the root
More informationDigital Control System
Digital Control Sytem - A D D A Micro ADC DAC Proceor Correction Element Proce Clock Meaurement A: Analog D: Digital Continuou Controller and Digital Control Rt - c Plant yt Continuou Controller Digital
More informationControl Systems Analysis and Design by the Root-Locus Method
6 Control Sytem Analyi and Deign by the Root-Locu Method 6 1 INTRODUCTION The baic characteritic of the tranient repone of a cloed-loop ytem i cloely related to the location of the cloed-loop pole. If
More informationFunction and Impulse Response
Tranfer Function and Impule Repone Solution of Selected Unolved Example. Tranfer Function Q.8 Solution : The -domain network i hown in the Fig... Applying VL to the two loop, R R R I () I () L I () L V()
More informationMM1: Basic Concept (I): System and its Variables
MM1: Baic Concept (I): Sytem and it Variable A ytem i a collection of component which are coordinated together to perform a function Sytem interact with their environment. The interaction i defined in
More informationRoot Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples
Root Locu Content Root locu, ketching algorithm Root locu, example Root locu, proof Root locu, control example Root locu, influence of zero and pole Root locu, lead lag controller deign 9 Spring ME45 -
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transer Functions 8.1. Review o Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right hal-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationIntroduction to Laplace Transform Techniques in Circuit Analysis
Unit 6 Introduction to Laplace Tranform Technique in Circuit Analyi In thi unit we conider the application of Laplace Tranform to circuit analyi. A relevant dicuion of the one-ided Laplace tranform i found
More information4.1 INTRODUCTION 4. CONTROL FOR VOLTAGE BALANCING 80
4. ONTRO FOR VOTAGE BAANING 4.1 INTRODUTION An actie power ilter i propoed in thi tudy. The actie ilter conit o the otwitching multileel inerter with lying capacitor a tated in chapter. With regard to
More informationCHAPTER 4 DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL
98 CHAPTER DESIGN OF STATE FEEDBACK CONTROLLERS AND STATE OBSERVERS USING REDUCED ORDER MODEL INTRODUCTION The deign of ytem uing tate pace model for the deign i called a modern control deign and it i
More information1 Routh Array: 15 points
EE C28 / ME34 Problem Set 3 Solution Fall 2 Routh Array: 5 point Conider the ytem below, with D() k(+), w(t), G() +2, and H y() 2 ++2 2(+). Find the cloed loop tranfer function Y () R(), and range of k
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2005. Initial Condition Source 0 V battery witch flip at t 0 find i 3 (t) Component value:
More informationinto a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get
Lecture 25 Introduction to Some Matlab c2d Code in Relation to Sampled Sytem here are many way to convert a continuou time function, { h( t) ; t [0, )} into a dicrete time function { h ( k) ; k {0,,, }}
More informationChapter 13. Root Locus Introduction
Chapter 13 Root Locu 13.1 Introduction In the previou chapter we had a glimpe of controller deign iue through ome imple example. Obviouly when we have higher order ytem, uch imple deign technique will
More informationThe Root Locus Method
The Root Locu Method MEM 355 Performance Enhancement of Dynamical Sytem Harry G. Kwatny Department of Mechanical Engineering & Mechanic Drexel Univerity Outline The root locu method wa introduced by Evan
More informationQuestion 1 Equivalent Circuits
MAE 40 inear ircuit Fall 2007 Final Intruction ) Thi exam i open book You may ue whatever written material you chooe, including your cla note and textbook You may ue a hand calculator with no communication
More informationThe state variable description of an LTI system is given by 3 1O. Statement for Linked Answer Questions 3 and 4 :
CHAPTER 6 CONTROL SYSTEMS YEAR TO MARKS MCQ 6. The tate variable decription of an LTI ytem i given by Jxo N J a NJx N JN K O K OK O K O xo a x + u Kxo O K 3 a3 OKx O K 3 O L P L J PL P L P x N K O y _
More informationDesign of Digital Filters
Deign of Digital Filter Paley-Wiener Theorem [ ] ( ) If h n i a caual energy ignal, then ln H e dω< B where B i a finite upper bound. One implication of the Paley-Wiener theorem i that a tranfer function
More informationLiquid cooling
SKiiPPACK no. 3 4 [ 1- exp (-t/ τ )] + [( P + P )/P ] R [ 1- exp (-t/ τ )] Z tha tot3 = R ν ν tot1 tot tot3 thaa-3 aa 3 ν= 1 3.3.6. Liquid cooling The following table contain the characteritic R ν and
More informationDesign By Emulation (Indirect Method)
Deign By Emulation (Indirect Method he baic trategy here i, that Given a continuou tranfer function, it i required to find the bet dicrete equivalent uch that the ignal produced by paing an input ignal
More informationEE Control Systems LECTURE 14
Updated: Tueday, March 3, 999 EE 434 - Control Sytem LECTURE 4 Copyright FL Lewi 999 All right reerved ROOT LOCUS DESIGN TECHNIQUE Suppoe the cloed-loop tranfer function depend on a deign parameter k We
More informationControl Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:
Control Sytem Engineering ( Chapter 7. Steady-State Error Prof. Kwang-Chun Ho kwangho@hanung.ac.kr Tel: 0-760-453 Fax:0-760-4435 Introduction In thi leon, you will learn the following : How to find the
More informationLecture 5 Introduction to control
Lecture 5 Introduction to control Tranfer function reviited (Laplace tranform notation: ~jω) () i the Laplace tranform of v(t). Some rule: ) Proportionality: ()/ in () 0log log() v (t) *v in (t) () * in
More informationMassachusetts Institute of Technology Dynamics and Control II
I E Maachuett Intitute of Technology Department of Mechanical Engineering 2.004 Dynamic and Control II Laboratory Seion 5: Elimination of Steady-State Error Uing Integral Control Action 1 Laboratory Objective:
More information6.447 rad/sec and ln (% OS /100) tan Thus pc. the testing point is s 3.33 j5.519
9. a. 3.33, n T ln(% OS /100) 2 2 ln (% OS /100) 0.517. Thu n 6.7 rad/ec and the teting point i 3.33 j5.519. b. Summation of angle including the compenating zero i -106.691, The compenator pole mut contribute
More informationEE 4443/5329. LAB 3: Control of Industrial Systems. Simulation and Hardware Control (PID Design) The Inverted Pendulum. (ECP Systems-Model: 505)
EE 4443/5329 LAB 3: Control of Indutrial Sytem Simulation and Hardware Control (PID Deign) The Inverted Pendulum (ECP Sytem-Model: 505) Compiled by: Nitin Swamy Email: nwamy@lakehore.uta.edu Email: okuljaca@lakehore.uta.edu
More informationMEM 355 Performance Enhancement of Dynamical Systems Root Locus Analysis
MEM 355 Performance Enhancement of Dynamical Sytem Root Locu Analyi Harry G. Kwatny Department of Mechanical Engineering & Mechanic Drexel Univerity Outline The root locu method wa introduced by Evan in
More information55:041 Electronic Circuits
55:04 Electronic ircuit Frequency epone hapter 7 A. Kruger Frequency epone- ee page 4-5 of the Prologue in the text Important eview co Thi lead to the concept of phaor we encountered in ircuit In Linear
More informationModule 4: Time Response of discrete time systems Lecture Note 1
Digital Control Module 4 Lecture Module 4: ime Repone of dicrete time ytem Lecture Note ime Repone of dicrete time ytem Abolute tability i a baic requirement of all control ytem. Apart from that, good
More informationME 375 FINAL EXAM SOLUTIONS Friday December 17, 2004
ME 375 FINAL EXAM SOLUTIONS Friday December 7, 004 Diviion Adam 0:30 / Yao :30 (circle one) Name Intruction () Thi i a cloed book eamination, but you are allowed three 8.5 crib heet. () You have two hour
More informationLecture 6: Resonance II. Announcements
EES 5 Spring 4, Lecture 6 Lecture 6: Reonance II EES 5 Spring 4, Lecture 6 Announcement The lab tart thi week You mut how up for lab to tay enrolled in the coure. The firt lab i available on the web ite,
More informationChapter 7. Root Locus Analysis
Chapter 7 Root Locu Analyi jw + KGH ( ) GH ( ) - K 0 z O 4 p 2 p 3 p Root Locu Analyi The root of the cloed-loop characteritic equation define the ytem characteritic repone. Their location in the complex
More informationME2142/ME2142E Feedback Control Systems
Root Locu Analyi Root Locu Analyi Conider the cloed-loop ytem R + E - G C B H The tranient repone, and tability, of the cloed-loop ytem i determined by the value of the root of the characteritic equation
More informationLecture 10 Filtering: Applied Concepts
Lecture Filtering: Applied Concept In the previou two lecture, you have learned about finite-impule-repone (FIR) and infinite-impule-repone (IIR) filter. In thee lecture, we introduced the concept of filtering
More informationGiven the following circuit with unknown initial capacitor voltage v(0): X(s) Immediately, we know that the transfer function H(s) is
EE 4G Note: Chapter 6 Intructor: Cheung More about ZSR and ZIR. Finding unknown initial condition: Given the following circuit with unknown initial capacitor voltage v0: F v0/ / Input xt 0Ω Output yt -
More informationLecture 12 - Non-isolated DC-DC Buck Converter
ecture 12 - Non-iolated DC-DC Buck Converter Step-Down or Buck converter deliver DC power from a higher voltage DC level ( d ) to a lower load voltage o. d o ene ref + o v c Controller Figure 12.1 The
More informationChapter 10. Closed-Loop Control Systems
hapter 0 loed-loop ontrol Sytem ontrol Diagram of a Typical ontrol Loop Actuator Sytem F F 2 T T 2 ontroller T Senor Sytem T TT omponent and Signal of a Typical ontrol Loop F F 2 T Air 3-5 pig 4-20 ma
More information5.5 Application of Frequency Response: Signal Filters
44 Dynamic Sytem Second order lowpa filter having tranfer function H()=H ()H () u H () H () y Firt order lowpa filter Figure 5.5: Contruction of a econd order low-pa filter by combining two firt order
More informationWhat lies between Δx E, which represents the steam valve, and ΔP M, which is the mechanical power into the synchronous machine?
A 2.0 Introduction In the lat et of note, we developed a model of the peed governing mechanim, which i given below: xˆ K ( Pˆ ˆ) E () In thee note, we want to extend thi model o that it relate the actual
More informationSIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm
SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuit II Solution to Aignment 3 February 2003. Cacaded Op Amp [DC&L, problem 4.29] An ideal op amp ha an output impedance of zero,
More informationPOWER SYSTEM SMALL SIGNAL STABILITY ANALYSIS BASED ON TEST SIGNAL
POWE YEM MALL INAL ABILIY ANALYI BAE ON E INAL Zheng Xu, Wei hao, Changchun Zhou Zheang Univerity, Hangzhou, 37 PChina Email: hvdc@ceezueducn Abtract - In thi paper, a method baed on ome tet ignal (et
More informationMODERN CONTROL SYSTEMS
MODERN CONTROL SYSTEMS Lecture 1 Root Locu Emam Fathy Department of Electrical and Control Engineering email: emfmz@aat.edu http://www.aat.edu/cv.php?dip_unit=346&er=68525 1 Introduction What i root locu?
More information16.400/453J Human Factors Engineering. Manual Control II
16.4/453J Human Factor Engineering Manual Control II Pilot Input 16.4/453 Pitch attitude Actual pitch error 8 e attitude 8 Deired pitch attitude 8 c Digital flight control computer Cockpit inceptor Fly-by-wire
More informationExercises for lectures 19 Polynomial methods
Exercie for lecture 19 Polynomial method Michael Šebek Automatic control 016 15-4-17 Diviion of polynomial with and without remainder Polynomial form a circle, but not a body. (Circle alo form integer,
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM-SHAPING CIRCUITS
CHAPTE 4 SIGNA GENEATS AN WAEFM-SHAPING CICUITS Chapter utline 4. Baic Principle o Sinuoidal cillator 4. p Amp-C cillator 4. C and Crytal cillator 4.4 Bitable Multiibrator 4.5 Generation o Square and Triangular
More informationA PLC BASED MIMO PID CONTROLLER FOR MULTIVARIABLE INDUSTRIAL PROCESSES
ABCM Sympoium Serie in Mechatronic - Vol. 3 - pp.87-96 Copyright c 8 by ABCM A PLC BASE MIMO PI CONOLLE FO MULIVAIABLE INUSIAL POCESSES Joé Maria Galvez, jmgalvez@ufmg.br epartment of Mechanical Engineering
More informationChapter #4 EEE8013. Linear Controller Design and State Space Analysis. Design of control system in state space using Matlab
EEE83 hapter #4 EEE83 Linear ontroller Deign and State Space nalyi Deign of control ytem in tate pace uing Matlab. ontrollabilty and Obervability.... State Feedback ontrol... 5 3. Linear Quadratic Regulator
More informationGeneral Topology of a single stage microwave amplifier
General Topology of a ingle tage microwave amplifier Tak of MATCH network (in and out): To preent at the active device uitable impedance Z and Z S Deign Step The deign of a mall ignal microwave amplifier
More informationThe Measurement of DC Voltage Signal Using the UTI
he Meaurement of DC Voltage Signal Uing the. INRODUCION can er an interface for many paive ening element, uch a, capacitor, reitor, reitive bridge and reitive potentiometer. By uing ome eternal component,
More informationMAE140 Linear Circuits Fall 2012 Final, December 13th
MAE40 Linear Circuit Fall 202 Final, December 3th Intruction. Thi exam i open book. You may ue whatever written material you chooe, including your cla note and textbook. You may ue a hand calculator with
More informationS_LOOP: SINGLE-LOOP FEEDBACK CONTROL SYSTEM ANALYSIS
S_LOOP: SINGLE-LOOP FEEDBACK CONTROL SYSTEM ANALYSIS by Michelle Gretzinger, Daniel Zyngier and Thoma Marlin INTRODUCTION One of the challenge to the engineer learning proce control i relating theoretical
More informationRaneNote BESSEL FILTER CROSSOVER
RaneNote BESSEL FILTER CROSSOVER A Beel Filter Croover, and It Relation to Other Croover Beel Function Phae Shift Group Delay Beel, 3dB Down Introduction One of the way that a croover may be contructed
More informationAnalysis of Stability &
INC 34 Feedback Control Sytem Analyi of Stability & Steady-State Error S Wonga arawan.won@kmutt.ac.th Summary from previou cla Firt-order & econd order ytem repone τ ωn ζω ω n n.8.6.4. ζ ζ. ζ.5 ζ ζ.5 ct.8.6.4...4.6.8..4.6.8
More informationDepartment of Mechanical Engineering Massachusetts Institute of Technology Modeling, Dynamics and Control III Spring 2002
Department of Mechanical Engineering Maachuett Intitute of Technology 2.010 Modeling, Dynamic and Control III Spring 2002 SOLUTIONS: Problem Set # 10 Problem 1 Etimating tranfer function from Bode Plot.
More information55:041 Electronic Circuits
55:04 Electronic ircuit Frequency eone hater 7 A. Kruger Frequency eone- ee age 4-5 o the Prologue in the text Imortant eview v = M co ωt + θ m = M e e j ωt+θ m = e M e jθ me jωt Thi lead to the concet
More informationState Space: Observer Design Lecture 11
State Space: Oberver Deign Lecture Advanced Control Sytem Dr Eyad Radwan Dr Eyad Radwan/ACS/ State Space-L Controller deign relie upon acce to the tate variable for feedback through adjutable gain. Thi
More informationHomework Assignment No. 3 - Solutions
ECE 6440 Summer 2003 Page 1 Homework Aignment o. 3 Problem 1 (10 point) Aume an LPLL ha F() 1 and the PLL parameter are 0.8V/radian, K o 100 MHz/V, and the ocillation frequency, f oc 500MHz. Sketch the
More informationLecture 8 - SISO Loop Design
Lecture 8 - SISO Loop Deign Deign approache, given pec Loophaping: in-band and out-of-band pec Fundamental deign limitation for the loop Gorinevky Control Engineering 8-1 Modern Control Theory Appy reult
More informationFeedback Control Systems (FCS)
Feedback Control Sytem (FCS) Lecture19-20 Routh-Herwitz Stability Criterion Dr. Imtiaz Huain email: imtiaz.huain@faculty.muet.edu.pk URL :http://imtiazhuainkalwar.weebly.com/ Stability of Higher Order
More informationR L R L L sl C L 1 sc
2260 N. Cotter PRACTICE FINAL EXAM SOLUTION: Prob 3 3. (50 point) u(t) V i(t) L - R v(t) C - The initial energy tored in the circuit i zero. 500 Ω L 200 mh a. Chooe value of R and C to accomplih the following:
More informationFigure 1 Siemens PSSE Web Site
Stability Analyi of Dynamic Sytem. In the lat few lecture we have een how mall ignal Lalace domain model may be contructed of the dynamic erformance of ower ytem. The tability of uch ytem i a matter of
More informationSERIES COMPENSATION: VOLTAGE COMPENSATION USING DVR (Lectures 41-48)
Chapter 5 SERIES COMPENSATION: VOLTAGE COMPENSATION USING DVR (Lecture 41-48) 5.1 Introduction Power ytem hould enure good quality of electric power upply, which mean voltage and current waveform hould
More informationA Simple Approach to Synthesizing Naïve Quantized Control for Reference Tracking
A Simple Approach to Syntheizing Naïve Quantized Control for Reference Tracking SHIANG-HUA YU Department of Electrical Engineering National Sun Yat-Sen Univerity 70 Lien-Hai Road, Kaohiung 804 TAIAN Abtract:
More informationMINIATURIZATION OF INERTIAL MAGNETOELECTRIC VIBRATION VELOCITY SENSOR WITH HIGH FREQUENCY RESPONSE AT LOW FREQUENCY BAND
th February 3. Vol. 48 No. 5-3 JATIT & LLS. All right reerved. ISSN: 99-8645 www.jatit.org E-ISSN: 87-395 MINIATURIZATION OF INERTIAL MAGNETOELECTRIC VIBRATION VELOCITY SENSOR WITH HIGH FREQUENCY RESPONSE
More informationNAME (pinyin/italian)... MATRICULATION NUMBER... SIGNATURE
POLITONG SHANGHAI BASIC AUTOMATIC CONTROL June Academic Year / Exam grade NAME (pinyin/italian)... MATRICULATION NUMBER... SIGNATURE Ue only thee page (including the bac) for anwer. Do not ue additional
More informationOBSERVER-BASED REDUCED ORDER CONTROLLER DESIGN FOR THE STABILIZATION OF LARGE SCALE LINEAR DISCRETE-TIME CONTROL SYSTEMS
International Journal o Computer Science, Engineering and Inormation Technology (IJCSEIT, Vol.1, No.5, December 2011 OBSERVER-BASED REDUCED ORDER CONTROLLER DESIGN FOR THE STABILIZATION OF LARGE SCALE
More informationPI control system design for Electromagnetic Molding Machine based on Linear Programing
PI control ytem deign for Electromagnetic Molding Machine baed on Linear Programing Takayuki Ihizaki, Kenji Kahima, Jun-ichi Imura*, Atuhi Katoh and Hirohi Morita** Abtract In thi paper, we deign a PI
More informationBogoliubov Transformation in Classical Mechanics
Bogoliubov Tranformation in Claical Mechanic Canonical Tranformation Suppoe we have a et of complex canonical variable, {a j }, and would like to conider another et of variable, {b }, b b ({a j }). How
More informationLinear-Quadratic Control System Design
Linear-Quadratic Control Sytem Deign Robert Stengel Optimal Control and Etimation MAE 546 Princeton Univerity, 218! Control ytem configuration! Proportional-integral! Proportional-integral-filtering! Model
More informationAutomatic Control Systems. Part III: Root Locus Technique
www.pdhcenter.com PDH Coure E40 www.pdhonline.org Automatic Control Sytem Part III: Root Locu Technique By Shih-Min Hu, Ph.D., P.E. Page of 30 www.pdhcenter.com PDH Coure E40 www.pdhonline.org VI. Root
More informationRobust Decentralized Design of H -based Frequency Stabilizer of SMES
International Energy Journal: Vol. 6, No., Part, June 005-59 Robut Decentralized Deign of H -baed Frequency Stabilizer of SMES www.erd.ait.ac.th/reric C. Vorakulpipat *, M. Leelajindakrirerk *, and I.
More informationECE382/ME482 Spring 2004 Homework 4 Solution November 14,
ECE382/ME482 Spring 2004 Homework 4 Solution November 14, 2005 1 Solution to HW4 AP4.3 Intead of a contant or tep reference input, we are given, in thi problem, a more complicated reference path, r(t)
More informationTHE PARAMETERIZATION OF ALL TWO-DEGREES-OF-FREEDOM SEMISTRONGLY STABILIZING CONTROLLERS. Tatsuya Hoshikawa, Kou Yamada and Yuko Tatsumi
International Journal of Innovative Computing, Information Control ICIC International c 206 ISSN 349-498 Volume 2, Number 2, April 206 pp. 357 370 THE PARAMETERIZATION OF ALL TWO-DEGREES-OF-FREEDOM SEMISTRONGLY
More informationFollow The Leader Architecture
ECE 6(ESS) Follow The Leader Architecture 6 th Order Elliptic andpa Filter A numerical example Objective To deign a 6th order bandpa elliptic filter uing the Follow-the-Leader (FLF) architecture. The pecification
More informationMarch 18, 2014 Academic Year 2013/14
POLITONG - SHANGHAI BASIC AUTOMATIC CONTROL Exam grade March 8, 4 Academic Year 3/4 NAME (Pinyin/Italian)... STUDENT ID Ue only thee page (including the back) for anwer. Do not ue additional heet. Ue of
More informationFractional-Order PI Speed Control of a Two-Mass Drive System with Elastic Coupling
Fractional-Order PI Speed Control of a Two-Ma Drive Sytem with Elatic Coupling Mohammad Amin Rahimian, Mohammad Saleh Tavazoei, and Farzad Tahami Electrical Engineering Department, Sharif Univerity of
More informationCompensation Techniques
D Compenation ehnique Performane peifiation for the loed-loop ytem Stability ranient repone Æ, M (ettling time, overhoot) or phae and gain margin Steady-tate repone Æ e (teady tate error) rial and error
More informationAssessment of Performance for Single Loop Control Systems
Aement of Performance for Single Loop Control Sytem Hiao-Ping Huang and Jyh-Cheng Jeng Department of Chemical Engineering National Taiwan Univerity Taipei 1617, Taiwan Abtract Aement of performance in
More informationAdaptive Internal Model Control for Mid-Ranging of Closed-Loop Systems with Internal Saturation
213 IEEE/RSJ International Conerence on Intelligent Robot and Sytem (IROS) November 3-7, 213. Tokyo, Japan Adaptive Internal Model Control or Mid-Ranging o Cloed-Loop Sytem with Internal Saturation Olo
More informationECE Linear Circuit Analysis II
ECE 202 - Linear Circuit Analyi II Final Exam Solution December 9, 2008 Solution Breaking F into partial fraction, F 2 9 9 + + 35 9 ft δt + [ + 35e 9t ]ut A 9 Hence 3 i the correct anwer. Solution 2 ft
More informationEE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis
EE/ME/AE34: Dynamical Sytem Chapter 8: Tranfer Function Analyi The Sytem Tranfer Function Conider the ytem decribed by the nth-order I/O eqn.: ( n) ( n 1) ( m) y + a y + + a y = b u + + bu n 1 0 m 0 Taking
More informationSolutions. Digital Control Systems ( ) 120 minutes examination time + 15 minutes reading time at the beginning of the exam
BSc - Sample Examination Digital Control Sytem (5-588-) Prof. L. Guzzella Solution Exam Duration: Number of Quetion: Rating: Permitted aid: minute examination time + 5 minute reading time at the beginning
More informationEE40 Lec 13. Prof. Nathan Cheung 10/13/2009. Reading: Hambley Chapter Chapter 14.10,14.5
EE4 Lec 13 Filter and eonance Pro. Nathan Cheung 1/13/9 eading: Hambley Chapter 6.6-6.8 Chapter 14.1,14.5 Slide 1 Common Filter Traner Function v. Freq H ( ) H( ) Low Pa High Pa Frequency H ( ) H ( ) Frequency
More information