MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

Size: px
Start display at page:

Download "MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME"

Transcription

1 M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in V V MOE ONENT - HeadPhone P P MP M P P P, P P P P ST ST ' V V VSUS INT. SPEKER R II SOIMM.VSUS SMR_VTERM R II SOIMM P P MOEM P ONENT - RJ US P SWITH P WIRE VSUS P V_ORE GMH_VTT V ual hannel R Master Slave US Port ~ Intel othan/yonah Processor ST US. Finger Printer VSUS PT P US. P GMH_VTT.VSUS.V.V V V VSUS.V.V.VSUS VRT GMH_VTT 'TL.K ufpg lviso-gm GMH GM/GME VPU V VRT G FS /MHz PG P,,,, 'TL.K IH-M E/K P MI interface LP P P,, IS IOS SIO P VPU P TOUHP V P Keyboard P P, PI-EPRESS P Parallel Port Serial Port TO Port Replicator V VSUS VSUS TRK POINT V PU Thermal Sensor V VIEO RM.V TI M-P PG VG_ORE VG.V.V V_MEM.V V PI us interface TYPE III MINI-PI Socket P,, INT/ REQ GNT P, P P FOR lviso-g (L/RT/S-VIEO) P 'TL.M TO Port Replicator IEEE PORT VIN V V V.V V VSUS VSUS.V V P K-GEN KM IS TI PI PG IEEE PORT ( PMI ardreader ) onn. L/INV ONN RT S-VIEO INT// REQ GNT P P P P, P in ardreader Socket RUS Slot P 'TL M P ROOM ME/M LNV LNV LNV Port Replicator US. RT S-VIEO Parallel Port Serial Port RJ/RJ Headphone/Line-In IEEE POWER JK lock iagram INT REQ GNT RJ P P P, PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom ate: Thursday, November, Sheet of

2 V V L L- ohms@mhz L L- ohms@mhz LKV.U.U R. LK_V LKV FS FS FS PU SR PI RESERVE () SELPS_LK () SELPS_LK efault Place these termination to close KM. SMbus address IS m ( M. ) hange the footprint P R./F M_IH () Y U.MHZ M_REF TL_IN REF RP G_OUT RHLK_PU TL_OUT PU HLK_PU () RHLK_PU# PU# HLK_PU# () P RP () LK_EN# LK_EN# RHLK_MH STP_PI# VTT_PWRG#/P PU HLK_MH () () STP_PI# RHLK_MH# STP_PU# PI_STOP# PU# HLK_MH# () (,) STP_PU# PU_STOP# PU_ITP/SR PU#_ITP/SR# GLK_SM GT_SM SLK SR.U.U.U/V ST SR# () LK_ R RP () LK_US R G_SEL RSR_LN G_SEL FS/US_ SR RSR_LN# G_SEL FS_SEL FS/TEST_MOE SR# R.K RP FS/TEST_SEL RSR_MH LK_VREF SR R. RSR_MH# LK_V LKV V_REF SR# RP V_PU RSR_ST LKV SR RSR_ST# V_PI_ SR# RP.U.U/V V_PI_ RSR_IH LKV SR RSR_IH# V_SR SR# RP V_SR RSR_PEG V_SR SR RSR_PEG# LK_V SR# R RP LK_VREF V_ RREFSSLK Iref=m, R /F IREF SR RREFSSLK# IREF SR# Ioh=*Iref R_PLK_ R.U PI R_PLK_ R RP PI R_PLK_IH R OT R_OT PI R_PLK_MINI () OT R OT# R_OT# OT PI R_PLK_LN () OT# R OT# PIF R_PLK_SIO R PIF/ITP_EN R R.U.U V R K R *K.U.U/V R *K R * VP.U.U R *K G_SEL G_SEL G_SEL R * R R K K MH_SEL () MH_SEL () G_IN K-M LK_V V K-M GN_ GN_REF GN_PI_ GN_PI_ GN_SR GN_PU (,,,) PT_SM (,,,) PLK_SM Q NE Q NE R_PLK_SIO R_PLK_LN V V R R R R K./F These are for backdrive issue R K K K GT_SM GLK_SM (,,,,,,,,,,,,,,,,,,,,,) V (,,,,,,,,,) VP V V M_SIO () LNLK () SR_MH () SR_MH# () SR_ST () SR_ST# () SR_IH () SR_IH# () SR_PEG () SR_PEG# () REFSSLK () REFSSLK# () PLK_ () PLK_ () PLK_IH () PLK_MINI () PLK_LN () PLK_SIO () -LNLK () HLK_PU HLK_PU# HLK_MH HLK_MH# LNLK -LNLK SR_MH# SR_MH SR_ST# SR_ST SR_IH# SR_IH SR_PEG# SR_PEG REFSSLK# REFSSLK OT# OT Place these termination to close KM. ( MHz ) LK_US LK_ ( MHz ) PLK_SIO PLK_LN PLK_MINI PLK_IH PLK_ PLK_ ( MHz ) M_SIO M_IH RP RP RP RP RP RP RP RP RP *P *P *P *P *P *P *P *P *P *P./F./F./F./F./F./F./F./F./F PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom LOK GENERTOR ate: Thursday, November, Sheet of

3 E () () () () () () H# H H# H# # # G H# H# # # L H# H# # # M H# H# # # H H# H# # # F H# H# # # G H# H# # # J H# H# # # E M H# H# # # F J H# H# # # L H# H# # # F N H# H# # # E M H# H# # # H H# H# # # F N H# H# # # F K H# HSTN# # # F K HSTN# HSTP# STN# STN# E L E HSTP# STP# STP# J INV# INV# PM_PSI# E P OMP R. T PSI# OMP P OMP R. VP SELPS_LK OMP OMP R. SELPS_LK SEL OMP OMP R. SEL OMP MIS G PRSLP# T RSV RSV/PRSTP# PRSLP# () PSLP# T RSV PSLP# PSLP# () F PWR# T RSV PWR# PWR# () E PUPWRG T RSV PWRGOO E PUSLP# T RSV SLP# PUSLP# (,) H_GTLREF H_TEST GTLREF TEST Layout note:." max length. F H_TEST TEST () () PUSLP# ). onnected between othan and IH for othan Stepping. )..onnected between othan and lviso for othan Stepping. G: N for othan and PRSTP# for Yonah TI TMS TO PURST# TK TRST# H#[..] HST# HREQ# HREQ# HREQ# HREQ# HREQ# HST# () () () () () () () PREQ# THRMTRIP# M# FERR# IGNNE# STPLK# INTR NMI SMI# H#[..] H#[..] R R. R *. R. R. R R R * M# FERR# IGNNE# STPLK# INTR NMI H# H# H# H# H# H# H# H# H# H# H# H# H# H# HST# HREQ# HREQ# HREQ# HREQ# HREQ# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# HST# VP V SYS_SHN# VP P U V R V W T W Y Y U Y U R P T P T F E E F E F E U # # # # # # R GROUP # # # # # # # # ST# REQ# REQ# REQ# REQ# REQ# # # # # # # # # # # # # # R GROUP # # ST# M# FERR# IGNNE# STPLK# LINT LINT SMI# othan_p ONTROL TP/ITP SIGNLS THERM H LK THRMTRIP# TP S# S# N S# () NR# NR# L NR# () PRI# VP PRI# J PRI# () EFER# EFER# L EFER# () RY# RY# H RY# () SY# SY# M SY# () HREQ# R# N HREQ# () IERR# IERR# PUINIT# INIT# PUINIT# () HLOK# LOK# J HLOK# () PURST# RESET# PURST# () RS# RS# H RS# () K RS# RS# RS# () L RS# RS# RS# () M HTRY# TRY# HTRY# () K HIT# HIT# HIT# () K HITM# HITM# HITM# () PM# PM# T PM# PM# T PM# PM# T PM# PM# T PRY# PRY# T PREQ# VP PREQ# TK TK TI TI TO TO TMS TMS TRST# R TRST# R# R# R# () PU_PROHOT# PROHOT# THERM THERM THERM THERM THRMTRIP# THERMTRIP# THRMTRIP# (,) ITP_LK T ITP_LK T HLK_PU# LK HLK_PU# () HLK_PU LK HLK_PU () R * V R *.K Q *MMT Q *NE R () () () () () () () VP H#[..] HSTN# HSTP# INV# HSTN# HSTP# INV# () SELPS_LK () SELPS_LK R K/F H#[..] HSTN# HSTP# H#[..] R K/F H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# THLK_SM THT_SM _LERT# SYS_SHN# Q NE LK E E U # # # # # # # # # # # # # # # # STN# STP# INV# T GRP T GRP othan_p (,) THLK_SM () _LERT# () SYS_SHN# R K T GRP T GRP LK (,) # # # # # # # # # # # # # # # # STN# STP# INV# R K Y T U V R R R U V U V Y Y W W T R K H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# R *K R *K U S H#[..] HSTN# HSTP# R *K R SLK LERT# OVERT# H#[..] MMU V P N GN RESS: H V HSTN# () HSTP# () INV# () HSTN# () HSTP# () INV# () R.U PUPWRG () THERM P THERM (,,,,,,,,,,,,,,,,,,,,,) V (,,,,,,,,,) VP (,) THT_SM V T Q NE T (,) PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom othan PU (Host us) ate: Thursday, November, Sheet of E

4 E E U/.V/R() mohm* Murata ---> U/V/R() U/.V() mω * / Intel recommend othan PU (Power) ustom Thursday, November, Size ocument Number Rev ate: Sheet of PU_VI PU_VI PU_VI PU_VI PU_VI PU_VI TP_V TP_V TP_V TP_VSENSE TP_SENSE PU_ORE PU_ORE PU_V.V.V PU_V VP VP VP PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE PU_ORE VP.U.U.U U U U othan_p E E E E E E F F F F F F E E E E E E F F F F F G G H H J J K U V V W W Y Y F N E E E F F F F K L L M M N N P P R R T T U P W E F F G G H E F V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V/RSV V/RSV V/RSV VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VP VQ VQ VI VI VI VI VI VI VSENSE SENSE U.U.U U U R *..U U.U U T U.U U U R *. T.U.U Quanta omputer Inc. PROJET : M U.U U U.U.U.U.U U U.U U.U.U R U.U U.U.U U U.U.U U.U U othan_p E E E E E E E E E E E F F F F F F F F F F E E E E E E E E E E E F F F F F F F F F F F F G G G G G H H H H J J J J J K K K K K L L L L M M M M M N N N N N P P P P R R R R R T T T T T U U U U V V V V V W W W W W Y Y Y Y U U U.U R *.U U.U.U U U T.U.U.U U U U U.U.U U.U U U U.U.U U U PU_VI () PU_VI () PU_VI () PU_VI () PU_VI () PU_VI ().V (,,,,).V (,,,,,,) PU_ORE (,) VP (,,,,,,,,,)

5 () H#[..] H#[..] HSWING H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# HROMP HSOMP HSWING HYROMP HYSOMP HYSWING E E F H E F E K F J J H F K H H H K K J G H J L K J P L J P L U V R R P T R R U R T T R T V U W U V W W U U Y Y V Y W W Y Y W VP VP VP R /F R /F.U R /F R /F T L P U H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# HROMP HSOMP HSWING HYROMP HYSOMP HYSWING LVISO HYSWING.U HOST VP H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# G E F E G E F G G F G E F HS# F HST# HST# E HVREF J HNR# HPRI# REQ# E HPURST# H HLKINN HLKINP HSY# HEFER# E HINV# H HINV# K HINV# T HINV# U HPWR# G HRY# F HSTN# G HSTN# K HSTN# R HSTN# V HSTP# G HSTP# K HSTP# R HSTP# W HERY# F HHIT# HHITM# HLOK# HPREQ# HREQ# HREQ# HREQ# HREQ# HREQ# HRS# HRS# HRS# HPUSLP# G HTRY# R. R R. R H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H#./F./F S# HST# HST# HVREF NR# PRI# HREQ# PURST# HLK_MH# HLK_MH SY# EFER# INV# INV# INV# INV# PWR# RY# HSTN# HSTN# HSTN# HSTN# HSTP# HSTP# HSTP# HSTP# HIT# HITM# HLOK# HREQ# HREQ# HREQ# HREQ# HREQ# RS# RS# RS# HPUSLP# HTRY# HSOMP HROMP HYSOMP HYROMP H#[..] S# () HST# () HST# () NR# () PRI# () HREQ# () PURST# () HLK_MH# () HLK_MH () SY# () EFER# () INV# () INV# () INV# () INV# () PWR# () RY# () HSTN# () HSTN# () HSTN# () HSTN# () HSTP# () HSTP# () HSTP# () HSTP# () HIT# () HITM# () HLOK# () HREQ# () HREQ# () HREQ# () HREQ# () HREQ# () RS# () RS# () RS# () HTRY# () H#[..] () VP R /F R /F T T.U R PUSLP# (,) R should be populated to support othan stepping R./F Route as short as possible. M_OOMP M_OOMP R./F () () () () () () () () () () () () () () () () MI_TN MI_TN MI_TN MI_TN MI_TP MI_TP MI_TP MI_TP MI_RN MI_RN MI_RN MI_RN MI_RP MI_RP MI_RP MI_RP MI_TN MI_TN MI_TN MI_TN MI_TP MI_TP MI_TP MI_TP MI_RN MI_RN MI_RN MI_RN MI_RP MI_RP MI_RP MI_RP LK_SRM () LK_SRM M LK_SRM SM_K () LK_SRM L LK_SRM SM_K T E LK_SRM SM_K () LK_SRM J LK_SRM SM_K () LK_SRM F LK_SRM SM_K T SM_K LK_SRM# () LK_SRM# N LK_SRM# SM_K# () LK_SRM# K LK_SRM# SM_K# T E LK_SRM# SM_K# () LK_SRM# J LK_SRM# SM_K# () LK_SRM# F LK_SRM# SM_K# T SM_K# KE () KE P KE SM_KE () KE M KE SM_KE () KE H KE SM_KE () KE K SM_KE SM_S# () SM_S# N SM_S# SM_S# () SM_S# M SM_S# SM_S# () SM_S# H SM_S# SM_S# () SM_S# G SM_S# M_OOMP T F M_OOMP SM_OOMP T F SM_OOMP M_OT () M_OT P M_OT SM_OT () M_OT L M_OT SM_OT () M_OT M M_OT SM_OT () M_OT N SM_OT M_ROMPN K M_ROMPP SMROMPN K SMROMPP SMR_VREF F SMVREF SMSLEW SMVREF E SMSLEWIN E SMYSLEW SMSLEWOUT F SMYSLEWIN F SMYSLEWOUT It's point to point, ohm trace, keep as short as possible..vsus R./F R./F M_ROMPN M_ROMPP U MIRN MIRN MIRN MIRN Y MIRP MIRP MIRP MIRP MITN MITN MITN MITN Y MITP MITP MITP MITP (,) SMR_VREF (,,,).VSUS (,,,,,,,,,) VP (,,,,,,,).V LVISO MI R MUING FG/RSV PM LK N FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG RSV RSV RSV RSV RSV RSV RSV M_USY# ET_TS# ET_TS# THRMTRIP# PWROK RSTIN# REF_LKN REF_LKP REF_SSLKN REF_SSLKP N N N N N N N N N N N G H G F F G E J E E H H J H G G G G J J J H F E P N P P P N FG MH_SEL MH_SEL FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG FG PM_MUSY# PM_ETTS# PM_ETTS# R OT# OT TP_N TP_N TP_N TP_N TP_N TP_N TP_N TP_N TP_N TP_N TP_N VP R K.U.V R K R R K T T T T T T T T T T T REF_LKN REF_LKP isplay lock Frequency at MHz ( RT,SVO and TVOUT) REF_SSLKN REF_SSLKP isplay lock Frequency (with SS) at MHz ( LVS) Size ocument Number Rev ustom lviso Host(/) ate: Thursday, November, Sheet of T MH_SEL () MH_SEL () FG () T FG () FG () FG () T FG () T FG () FG () FG () T T FG () T FG () FG () T PM_MUSY# () THRMTRIP# (,) IMVP_PWG (,) PLTRST# (,,,,) OT# () OT () REFSSLK# () REFSSLK () PROJET : M Quanta omputer Inc.

6 R R R R R R R TI INTEL /F /F /F.K/F R I - /F(SF) - N (,,) TV_OMP (,,) TV_Y/G (,,) TV_/R (,) () () (,) TUOUT- (,) TUOUT (,) TLOUT- (,) TLOUT (,) TUOUT- (,) TUOUT (,) TLOUT- (,) TLOUT (,) TLLKOUT- (,) TLLKOUT (,) TLOUT- (,) TLOUT (,) TUOUT- (,) TUOUT (,) TULKOUT- (,) TULKOUT FG FG FG Low=MIx High=MIx FG TV_OMP TV_Y/G TV_/R /F(SF).K/F(SF) (,) LK (,) T (,) RT OM (,) RT_G_OM (,) RT_R_OM (,) VSYN_OM (,) HSYN_OM LON (,) _LK (,) _T (,) ISP_ON LK T R R * * LK_R T_R RT OM R RT_G_OM R * * RT_LUE RT_GREEN RT_R_OM R * RT_RE RT_OM# VSYN_OM R HSYN_OM R * VSYN * HSYN R */F REFSET ET VG N.V RP * TLO-_ TLO_ RP * TLO-_ TLO_ RP * TLO-_ TLO_ RP * TLO-_ TLO_ RP * TUO-_ TUO_ RP * TUO-_ TUO_ RP * TUO-_ TUO_ R *.K R R R RP * TUO-_ TUO_ () () () T T SR_MH# SR_MH R * R * R * ET VG N FG FG Low=PIE Reverse Lanes High=PIE Normal Operation SR_MH# SR_MH TV_OMP_ TV_Y/G_ TV_/R_ R.V H H UF SVOTRL_T SVOTRL_LK GLKN GLKP TV_ TV_ TV_ J TV_REFSET TV_IRTN TV_IRTN TV_IRTN E LK E T E LUE LUE# GREEN GREEN# RE RE# H VSYN G HSYN J REFSET R *K R *K E R * LKLT_TRL F R *.K LKLT_EN T R *.K LTL_LK T R * _LK_ LTL_T F R * _T_ L_LK F R * L_T F R *.K/F LV_EN LIG T LVG T F LVREFH T F LVREFL TLO-_ TLO_ LLKN TUO-_ LLKP TUO_ LLKN LLKP TLO-_ TLO-_ LTN TLO-_ LTN LTN TLO_ TLO_ LTP TLO_ LTP LTP TUO-_ TUO-_ LTN TUO-_ LTN LTN TUO_ TUO_ LTP TUO_ LTP LTP R *.K LVISO () FG FG () FG FG () FG () FG : Reserved : OR Mode Enabled : ll Z Mode Enabled : Normal Operation FG MIS TV VG LVS R *.K PI-EPRESS GRPHIS R *.K () EP_OMPI EP_IOMPO EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN EP_RN E F G H J K L M N P R T U V W Y FG Low=R II High=R FG EP_OMP PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RN PEG_RP EP_RP PEG_RP EP_RP E PEG_RP EP_RP F PEG_RP EP_RP G PEG_RP EP_RP H PEG_RP EP_RP J PEG_RP EP_RP K PEG_RP EP_RP L PEG_RP EP_RP M PEG_RP EP_RP N PEG_RP EP_RP P PEG_RP EP_RP R PEG_RP EP_RP T PEG_RP EP_RP U PEG_RP EP_RP V PEG_RP EP_RP W PEG_TN EP_TN E PEG_TN EP_TN F PEG_TN EP_TN G PEG_TN EP_TN H PEG_TN EP_TN J PEG_TN EP_TN K PEG_TN EP_TN L PEG_TN EP_TN M N PEG_TN EP_TN P PEG_TN EP_TN R PEG_TN EP_TN T PEG_TN EP_TN U PEG_TN EP_TN V PEG_TN EP_TN W PEG_TN EP_TN Y PEG_TN EP_TN PEG_TP EP_TP E PEG_TP EP_TP F PEG_TP EP_TP G PEG_TP EP_TP H PEG_TP EP_TP J PEG_TP EP_TP K PEG_TP EP_TP L PEG_TP EP_TP M PEG_TP EP_TP N PEG_TP EP_TP P PEG_TP EP_TP R PEG_TP EP_TP T PEG_TP EP_TP U PEG_TP EP_TP V PEG_TP EP_TP W PEG_TP EP_TP FG R.K R./F PEG_RN[..] PEG_RP[..] () VG_PIE FG FG.V PEG_RN[..] () PEG_RP[..] () Low=FS ynamic OT isabled High=FS ynamic OT Enabled.V R *.K locked ap. (,,,,,,,).V () VG_PIE (,,,,,,,,,) VP PEG_TN_[..] PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ PEG_TN.U PEG_TN_ INT VG N PEG_TP_[..] PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ PEG_TP.U PEG_TP_ VP RT_OM# R R * VSYN R HSYN R VP REFSET R RT_LUE R RT_GREEN R RT_RE R R */F R */F R */F PEG_TN_[..] () PEG_TP_[..] () R R R R R R R R R R R TI INTEL /F /F /F Low=T/Transportable PU High=Movile PU R *.K () FG FG Low=PU core V.V High=PU core V.V R *K Low=FS R *.K Low=R R *.K () FG FG R *K Low=PU VTT.V High=PU VTT.V PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom VG MI(/) ate: Thursday, November, Sheet of

7 LVISO R(/) ustom Thursday, November, Size ocument Number Rev ate: Sheet of _M[..] _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M _M[..] _M _M _M _M _M _M _M _M _M _M _M _M _M S_RVENIN# _M _M _M _M _SRS# _M _M _SS# _M _M _M _M _M _M _M _QS _QS _M _M _MWE# _M _QS# _QS# S_RVENOUT# _QS# _M _M _QS _QS# _QS# _QS _S# _M _QS# _M _QS _QS# _QS# _QS _S# _S# _QS _QS _M _M _QS _M _M S_RVENIN# _M _M _QS _M _QS# _QS _QS# _QS _M _M _S# _M _M _QS# _QS _M _QS# _QS _M _M _M _M _S# _S# _M _QS _M _M _QS _QS# _MWE# _SRS# _M _M _QS# _QS# _SS# _QS# _M _M S_RVENOUT# Quanta omputer Inc. PROJET : M T T R SYSTEM MEMORY UG LVISO E E G G E E F F H H K G G G H J K J H H K H H G F G J K H H G J G G G H H H J K J K J H K J J K G G H G E J G G F K K K J K E F K J K M H F F K K J L H F H K H J K J K H J H J G G G H K F F H SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ S_S# S_S# S_S# S_M S_M S_M S_M S_M S_M S_M S_M S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS# S_QS# S_QS# S_QS# S_QS# S_QS# S_QS# S_QS# S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_S# S_RS# S_RVENIN# S_RVENOUT# S_WE# T T R SYSTEM MEMORY U LVISO G H L L H J K L M N P M M M L M N P N P L M M L P M M M L M N P M L L P P P L M N N N P P M L M K K G G L M H G F E F F K K L J P L P P P J K P N P M M J E K P N N N M H E L P P M N M L P M L M N M M N P F F P SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ S_S# S_S# S_S# S_M S_M S_M S_M S_M S_M S_M S_M S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS S_QS# S_QS# S_QS# S_QS# S_QS# S_QS# S_QS# S_QS# S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_M S_S# S_RS# S_RVENIN# S_RVENOUT# S_WE# _M[..] () _M[..] () _SS# () _QS#[..] () _MWE# () _S# () _S# () _S# () _QS[..] () _M[..] () _SRS# () _M[..] () _M[..] () _SRS# () _SS# () _MWE# () _S# () _M[..] () _S# () _S# () _QS#[..] () _QS[..] ()

8 Note: ll VSM pins shorted internally. Note: ll VSM pins shorted internally. TI U.U.U INTEL U RV-.U.U.U U R R R R TI R R R INTEL RV-.U.U.U.U.U.U.U.U.U.U.U.U lviso Power(/) ustom Thursday, November, Size ocument Number Rev ate: Sheet of V._R_P V._R_P VP_GMH_P V_RLL V._R_P VP_GMH_P VP_GMH_P V_RLL VP_GMH_P V._R_P VG_PIE V_GPLL VG_PIE V_GPLL V._R_P V._R_P.V.VSUS.V VP VP.V.V.V.V V VP VP.V.V.V.V VG_PIE.V VP.V.V.U R * U R./F.U.U U U U L LMS.U.U.U/V.U.U.U.U.U.U uf *RV- U.U *RV-.U/V U U.U.U R *.U U U Quanta omputer Inc. PROJET : M L LMS R *.U/V.U.U.U.U.U.U R U L LMS R *.U U *U.U U L LMS U.U U POWER UH LVISO T R N M K J V U T R P N M L K J H G V U T R P N M L K J H K H K J K K K K W U T K V U K W V T K K F E G H K J K W V U T R P N M L K W V U T R P N M K J Y W U R P N M L J N M N M N M N M N M N M N M V N M G F E F E H G H M H P P N M L K J H G F E P N M L K J H G F E E E E E E E E E E E E P N M L K J H G F E P N M L K J H G F E P M E F P F F E W U R N L J Y Y Y F G V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V VH_MPLL VH_MPLL V_PLL V_PLL V_HPLL V_MPLL V_RT V_RT V_RT V_SYN VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT V_TV V_TV V_TV V_TV V_TV V_TV V_TVG _TVG V_TV VQ_TV V_LVS V_LVS V_LVS V_LVS VHV VHV VHV VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VT_LVS VT_LVS VT_LVS V_SM V_SM V_SM V_SM VG VG VG VG VG VG VG V_GPLL V_GPLL V_GPLL V_GG _GG U L LMS R *.U R *

9 /NTF(/) ustom Thursday, November, Size ocument Number Rev ate: Sheet of.vsus VP VP Quanta omputer Inc. PROJET : M UE LVISO G Y V T P M K H E N L J F E E Y W V U T R P N M L K J H G F E N H L F W V U T R P N M L K J H G F E N J Y L G W V U T R P N M L K J H G F E P E Y M J G W V U P L H G F E W E N L J G F W G E J G J F F H L H J E N F F K V G F E N G W T J H L U N J F G L K H K N L J G K J F J N L J G F Y H F Y L N H E V T K H L Y P L E N K G V G J E T P L J P L W E N F Y U P L H J N L H E V T P L J G E N L J G Y LVS NTF U LVISO W V U T R P N M L W V U T R P N M L W V U T R P N M L W V U T R P N M L W V U T R P N M L W V U T R P N M L W V U T R P N M L W V U T P N M L Y R P N M L Y R P N M L Y R P N M L W V U T P N M L Y Y Y Y Y Y R Y R Y W V U T R P N M L Y W V U T R P N M L Y W V U T R P N M L Y Y VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VTT_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF

10 E E Place these aps near So-imm. Place these aps near So-imm. Place these aps near So-imm. Place these aps near So-imm. LOK, LOK, SMbus address SMbus address KE, KE, ( hannel ) ( hannel ) High=.mm High=.mm Layout note: Place one cap close to every pullup resistors terminated to SMR_VTERM R II SOIMM ustom Thursday, November, Size ocument Number Rev ate: Sheet of _M _M _M _M _SRS# _M _SS# _M _MWE# _M KE _M SM_S# _M _MWE# _M KE M_OT _S# _M _S# _M _M M_OT SM_S# _SRS# _S# _M _M _M _M KE _M _S# _S# _M _M _M SM_S# _M M_OT M_OT SM_S# _M _M _M _M KE _M _SS# _M _S# _M _M _QS _QS# _M _M _M _M _M _M _QS _M _M _M _M _M _M _QS# _M _QS _M _S# _MWE# _M _M SM_S# _M _M _M _SS# _QS# _M _M SM_S# _M _M _M _M _M _M _QS# _M _M _M _M _M _M _M _M _QS _M _M _QS _M _M _M _M _M _M _M _M _M _M _M _M _M _M SMR_VREF _QS# _QS _M _M _M _M _M _M _QS# _M M_OT _M _M M_OT _M PT_SM LK_SRM LK_SRM# _S# _QS# PLK_SM _QS _QS# _SRS# _M _M _M _M _M _M _M _M _QS _QS# _M _M _M _M _M _M _M _QS _M _M _M _M _M _M _QS# _M _QS _M _S# _M _MWE# _M _M SM_S# _M _M _M _SS# _QS _QS# _M _M SM_S# _M _M _M _M _M _M _QS# _M _M _M _M _M _M _M _M _M _M _M _M _QS _M _M _M _QS _M _M _M _M _M _M _M _M _M _M _M _M _M _M SMR_VREF _QS# _QS _M _M _M _M _M _M _QS# _M M_OT _M _M _M M_OT PT_SM _M LK_SRM LK_SRM# _S# _QS# PLK_SM _QS _QS# _M _SRS# _M _M _M _M _M _M KE _M _M _M _M _QS _M _M _M _M _M KE _M _M _M _M _M _M KE _M _M _S# _M _M _M _M _M _M KE _M _M _S# LK_SRM# LK_SRM LK_SRM# LK_SRM.VSUS.VSUS.VSUS SMR_VREF V V SMR_VREF SMR_VTERM SMR_VTERM SMR_VTERM.VSUS SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM V V.VSUS.VSUS.VSUS V.VSUS SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM.U.U.U.U.U.U RP.U RP P.U RP.U R K.U.U RP.U.U RP P.U.U.U.U.U RP RP.U RP RP.U P R K RP.U.U.U.U.U.U R K RP RP.U RP P.U.U RP.U.U.U.U.U.U P.U.U.U.U.U RP P R SRM SO-IMM (P) JIM P R VREF Q Q QS# QS Q Q Q Q QS# QS Q Q Q Q QS# QS Q Q Q Q M N Q Q KE V N _ V V V /P WE# V S# S# V OT Q Q QS# QS Q Q Q Q Q Q M Q Q Q Q M K K# Q Q Q Q N M Q Q Q Q QS# QS Q Q KE V V V V RS# S# V OT V N Q Q M Q Q Q Q M Q Q Q Q NTEST QS# QS Q Q Q Q M Q Q S SL V(SP) QS# QS Q Q Q Q K K# M Q Q Q Q QS# QS Q Q S S.U.U.U.U.U.U P RP.U RP.U P.U.U.U.U.U.U Quanta omputer Inc. PROJET : M RP.U P RP.U.U.U.U.U RP.U P R SRM SO-IMM (P) JIM P R VREF Q Q QS# QS Q Q Q Q QS# QS Q Q Q Q QS# QS Q Q Q Q M N Q Q KE V N _ V V V /P WE# V S# S# V OT Q Q QS# QS Q Q Q Q Q Q M Q Q Q Q M K K# Q Q Q Q N M Q Q Q Q QS# QS Q Q KE V V V V RS# S# V OT V N Q Q M Q Q Q Q M Q Q Q Q NTEST QS# QS Q Q Q Q M Q Q S SL V(SP) QS# QS Q Q Q Q K K# M Q Q Q Q QS# QS Q Q S S RP RP P RP RP P RP R K.U.U.U RP _S# () _MWE# () _QS#[..] () _M[..] () _M[..] () _M[..] () _QS[..] () SM_S# () _SS# () SM_S# () PLK_SM (,,,) PT_SM (,,,) _QS#[..] () _M[..] () _M[..] () _S# () _M[..] () LK_SRM () LK_SRM# () _SRS# () _QS[..] () _S# () _MWE# () SM_S# () _SS# () SM_S# () _S# () LK_SRM () LK_SRM# () _SRS# () KE () KE () KE () _S# () KE () _S# () LK_SRM# () LK_SRM () LK_SRM# () LK_SRM ().VSUS (,,,) V (,,,,,,,,,,,,,,,,,,,,,) SMR_VREF (,) SMR_VTERM (,) SMR_VREF (,) M_OT () M_OT () M_OT () M_OT ()

11 () PEG_TP_[..] () PEG_TN_[..] () PEG_RP[..] () PEG_RN[..] PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN PEG_RP PEG_RN VG.V V V P Y T=MHz P () () R *M.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U.U T_IN SR_PEG SR_PEG# T_OUT V PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ PEG_TP_ PEG_TN_ V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN V_PEG_RP V_PEG_RN SR_PEG SR_PEG# R /F V_RSET V_TV_Y/G V_TV_/R V_TV_OMP TP TP VTHM_LK VTHM_T R K TP R * R * H G G F E E Y W W V V U T T R R P N N M M L K K J F E Y W Y W Y W U T U T U T P N P N P N L K L K L K F E H K J K J K G G J H U PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_RP PIE_RN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_TP PIE_TN PIE_REFLKP PIE_REFLKN R /F VPIE_R R /F VPIE_R- PIE_LRP R K/F VPIE_L PIE_LRN R K PIE_LI R *K VPIE_TIN E R K -VPIE_RSTM PIE_TESTIN -VGRST R *K PERSTb PERSTb_MSK RSET Y_G _R_PR OMP P HSYN VSYN LK T SSIN SSOUT M_IN H TLIN M_O J TLOUT R K Z_V H R Z_V TESTEN E R Z_V TEST_YLK V_PLLTEST TEST_MLK F TP PLLTEST R K Z_V H STEREOSYN R *K M SS PI EPRESS LK J GPIO GPIO_ () H GPIO GPIO_ () J GPIO GPIO_ () V_PWRNTL K GPIO GPIO_ () H H=Lower core voltage(.v) GPIO GPIO_ () F L=Higher core voltage(.v) GPIO GPIO_ () GPIO J GPIO_ () GPIO K TP GPIO H GPIO_ () GPIO J GPIO_ () GPIO H TP GPIO H GPIO_ () GPIO G GPIO_ () GPIO G GPIO_ () GPIO G TP GPIO_PWRNTL F V_PWRNTL () V_MEMSSIN GPIO_MEMSSIN F P VOMOE VOMOE E R VPT_ H TP VPT_ J TP VPT_ K TP VPT_ H TP VPT_ K TP VPT_ J TP VPT_ H TP VPT_ J TP VPT_ H TP VPT_ J TP VPT_ K TP VPT_ H TP VPT_ E TP VPT_ G TP VPT_ F TP PVT_ E TP F VPT_ VPT_ VPT_ () E VPT_ VPT_ VPT_ () G S R VPT_ F SL R _T (,) VPT_ E VPT LK (,) VPT_ F VPT_ VPT_ VPT_ () G VPT_ VPT_ VPT_ () F VPT_ VPT_ VPT_ () J VPNTL R K VPNTL_ V K VPNTL R K VPNTL_ J VPNTL R K VPNTL_ H VPNTL R K VPNTL_ R K V G VREFG R K VREFG.U LVS VO / ET TMS / GPIO THERM TMS V_TLOUT- TOUT_LN H V_TLOUT TOUT_LP H V_TLOUT- TOUT_LN J V_TLOUT TOUT_LP J V_TLOUT- TOUT_LN J V_TLOUT TOUT_LP K TOUT_LN J TP TOUT_LP J V_TLLKOUT- TP TLK_LN K V_TLLKOUT TLK_LP J V_TUOUT- TOUT_UN G V_TUOUT TOUT_UP G V_TUOUT- TOUT_UN F V_TUOUT TOUT_UP F V_TUOUT- TOUT_UN E V_TUOUT TOUT_UP E TOUT_UN F TP TOUT_UP F TP V_TULKOUT- TLK_UN G V_TULKOUT TLK_UP G ISP_ON IGON E LON ISP_ON (,) LON G LON (,) TM K TP TP J TP TM J TP TP J TP TM K TP TP K TP TM J TP TP K TP E VI_LK LK VI_T TP T E TP HP F TP K V_RT_R_OM R J V_RT_G_OM G J V_RT OM J V_HSYN_OM HSYN K V_VSYN_OM VSYN H V_RST R /F RSET G V_T T F V_LK LK G -VG_LERT GPIO_UWIN PLUS MINUS F E VGTHRM VGTHRM- R *K SRS= OWN -.% OWN -.% M OWN -.% V_MEMSSIN R _KO R *K V LK_GN V_TUOUT- V_TUOUT V_TLOUT- V_TLOUT RP V_TULKOUT- V_TULKOUT V_TLOUT- V_TLOUT P VGTHRM- V_TLOUT- V_TLOUT RP V_TLLKOUT- V_TLLKOUT V_TUOUT- V_TUOUT V_TUOUT- V_TUOUT V_T V_LK V_TV_Y/G V_TV_/R V_TV_OMP R R LVS RP RP RP RP RP RP RT V_RT_R_OM R V_RT_G_OM R V_RT OM R V_HSYN_OM R V_VSYN_OM R R R TV_OUT R R R T_IN LK_GN Q TEU MEMORY LOK SPRE SPETRUM U IN OUT V SRS P _S SSLK REF Y MK- R *K dd R (,) THT_SM R (,) THLK_SM R U VTHM_LK R * -_SMLK SMLK VTHM_T R * -_SMT SMT V R K -GMT_VG -LT V R K GN M -VG_LERT R TLOUT- (,) TLOUT (,) TLOUT- (,) TLOUT (,) TLOUT- (,) TLOUT (,) TLLKOUT- (,) TLLKOUT (,) TUOUT- (,) TUOUT (,) TUOUT- (,) TUOUT (,) TUOUT- (,) TUOUT (,) TULKOUT- (,) TULKOUT (,) Thermal Sensor RESS: H RT_R_OM (,) RT_G_OM (,) RT OM (,) HSYN_OM (,) VSYN_OM (,) T (,) LK (,) TV_Y/G (,,) TV_/R (,,) TV_OMP (,,) hanged to /F TV_Y/G hanged to /F TV_/R TV_OMP TV_OUT MOUT LK_GN T_OUT MK_V MK_M MK_P R *K V P N -OVT PLE LOSE TO SI (,,,,) PLTRST# R MK_V _LK _T -_V -VGTHRM RT_R_OM RT_G_OM RT OM LON RT_R_OM RT_G_OM RT OM MOUT LK_GN L VGTHRM PLE LOSE TO SI R * R /F VGM R M_IN M_O V.U.U *P *P *P R /F U SZ U/V R -VGRST Size ocument Number Rev ustom VG HOST(TI M) K T R.K LK R.K VTHM_LK R.K/F VTHM_T R.K/F VPT_ R K R./F R * P R /F R.K R.K R /F R /F R /F R K R /F R /F PROJET : M Quanta omputer Inc. V V V V ate: Thursday, November, Sheet of

12 (VG ORE=.&.V) (ET.TMS) (IO.POWER) (PIE.V) (QUIET PIE.V) (PIE PLL/IO.V) (.V~m) TI M(POWER) ustom Thursday, November, Size ocument Number Rev ate: Sheet of LVR LPV V PV MPV V LVR VRH V V VG_PIE V_VQ VG_PIE V_V LVR_.V G_SET VG_V TVR TVR VG_PIE VGORE VGORE VGORE VGORE.V V V VG.V VG.V.V LVR_.V VGORE V LVR_.V.V.V.V.V.V.V.V.V.V V_MEM V_MEM V_MEM V_MEM.V TP.U U.U P I/O POWER U M P Y H H M Y G G K J G G N N P U T V W E T F H G G H H H G G F M H G F H E E J T R R N N M L K K N J J J J H H H H T V V V E F G G G G G G G H H L E E F E H H F F F N F E F H E E K V_ V_ V_ V_ V_ V_P V_Y V_ V_ V_H V_H V_M V_Y VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_G VR_ VR_ VR_ VR_ PIE_VR G PIE_VR K PIE_VR J PIE_VR G PIE_VR G PIE_PV N PIE_PV N PIE_PV P PIE_PV U PIE_PV T PIE_PV V PIE_PV W N_ N_ N_ N_ N_E N_T N_ Q LR_F LR_H LR_G LR_G LP TP TR_H TR_G TR_G RH RH N_H N_G Q N I I P MP VR_T VR_R VR_R VR_N VR_N VR_M VR_L VR_K VR_K VR_N VR_J VR_J VR_J VR_J VR_H VR_H VR_H VR_H VR_T VR_V VR_V VR_V VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_ VR_E VR_F VR_G VR_G VR_G VR_G VR_G VR_G VR_G VR_H VR_H VR_ VR_L LVR E LVR E LVR F LVR E LPV TPV TVR_F TVR_F VRH VRH V_F V_E VQ V VI VI PV MPV R *.K/F Quanta omputer Inc. PROJET : M TP.U.U.U P TP.U L P.U.U.U TP P P L P U U TP U U.U P.U.U.U P P.U U U *U.U.U TP.U.U.U.U.U.U U.U.U L.U.U.U.U P *U.U L.U.U.U U.U L P.U.U L.U.U.U *U P L U P U U.U U P.U L.U ENTER RRY ORE GN UE M U U W W Y K J K L M M M M M P N R R R R R R T T U V V V V V Y W W E F H M N N P P R R R R R R R T T T W V V U U T T T T W M R T F G G G G G G H H H H H H H H H H J J G G G R P M M L K K K R T P P P U U U U U U V V V V V V N N N W W W W W N N M M M N M M P P P M W _U _U _W _W _Y _K _J PIE K PIE L PIE M PIE M PIE M PIE M PIE M PIE P PIE N PIE R PIE R PIE R PIE R PIE R PIE R PIE T PIE T PIE U PIE V PIE V PIE V PIE V PIE V PIE Y PIE W PIE W PIE PIE PIE PIE PIE PIE PIE PIE PIE PIE PIE PIE E PIE F PIE H _M _N _N _P _P _R _R _R _R _R _R _R _T _T _T _W _V _V _U _U _T _T _T _T V_W V_M V_R V_T _F _G _G _G _G _G _G _H _H _H _H _H _H _H _H _H _H _J _J G _G _G _R _P _M _M _L _K _K _K _R _T V_P V_P V_P V_U V_U V_U V_U V_U V_U V_V V_V V_V V_V V_V V_V V_N V_N V_N V_W V_W V_W V_W V_W V_N V_N V_M V_M V_M V_N V_M V_M V_P V_P V_P V_M V_W L L.U U U *G SHN GN IN OUT SET.U R *K/F.U L *.U L P.U.U.U.U.U P.U P.U.U.U.U U.U.U.U L.U L U U TP P.U U P L.U VG.V (,) V_MEM (,,,,)

13 () M[..] STRPS PIN PI-Express urrent alibration andgap ackup GPIO_ : use reference voltage from andgap : use reference voltage from resistor divider PI-Express PLL alibration force enable GPIO_ : isable PLL force calibration : Enable PLL force calibration : PI Express. mode : RESERVE GPIO_(,) : PI Express. mode : RESERVE Turn off PI-Express impedance / strength calibration GPIO_ : enable : disable GPIO_ ypass PI-Express PLL GPIO_ PI-Express transmitter current compensation : Normal : Inject extra current for output buffer switching M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M H H J J J H H G G E E G G F G F E F E F E F E F E F E F E E E F F E F F U Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q M MEMORY INTERFE M M M M M M M M M M M M M M M E F F E QM# J QM# F QM# E QM# QM# F QM# QM# QM# E QS J QS F QS F QS QS E QS QS QS F RS# S# WE# S# S# KE E E E F LK LK# LK LK# MVREF MVREFS IM_ IM_ M M M M M M M M M M M M M M -QM -QM -QM -QM -QM -QM -QM -QM QS QS QS QS QS QS QS QS -RS -S -WE -S -S LK -LK LK -LK IM IM KE R STRPS PIN GPIO_ GPIO(,:) R R R R INT P/ MVREF MVREFS VPT_~ MEM TYPE TP TP -RS () -S () -WE () -S () -S () K Place close to SI Strap to set the debug muxes to bting out EUG signals even if registers are inaccessible ROMIFG xx: No ROM, HG_I= xx: No Rom, HG_I= : Parallel ROM, hip I'S from ROM : Parallel ROM, hip I'S from ROM VPT_ M[..] () -QM[..] () QS[..] () KE () V_MEM M_LK () -M_LK () M_LK () -M_LK ().U VPT_ R R () M[..].U V_MEM R R M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M VR.V.V F E G G F E G H H J K K L L G F H E F J F H U U U V W W Y Y U V V V W Y Y E E E E E U Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q M MEMVMOE_ GN V_T V MEMORY INTERFE MEMVMOE_ V_T GN R K R *K R *K R *K R *K GPIO_ GPIO_ GPIO_ GPIO_ GPIO_ M M M M M M M M M M M M M M -QM -QM -QM -QM -QM -QM -QM -QM MMTEST M N R *K GPIO_ GPIO_ () R *K GPIO_ GPIO_ () R *K GPIO_ GPIO_ () R *K GPIO_ GPIO_ () R *K GPIO_ GPIO_ () R *K GPIO_ GPIO_ () R *K GPIO_ GPIO_ () R *K VPT_ R K VPT_ VPT_ R *K VPT_ R K R *K VPT_ R K Samsung M x (.V) - M R *K VPT_ R K Samsung M x (.V) - M R *K VPT_ R K Hynix M x (.V) - M M N Samsung M x (.V) - M Hynix M x (.V) - M PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom TI M MEM/STRPS PIN ate: Thursday, November, Sheet of M M M M M M M M M M M M M M M QM# QM# QM# QM# QM# QM# QM# QM# QS QS QS QS QS QS QS QS RS# S# WE# S# S# KE LK LK# LK LK# IM_ IM_ ROMS# MEMVMOE_ MEMVMOE_ MEMTEST N M M L L M M P N K K J P P P E J G W W F K G V W R T T R R R N N T T E F QS QS QS QS QS QS QS QS -RS -S -WE -S -S KE LK -LK LK -LK IM IM MEMVMOE MEMVMOE R R K R R R R R *.K GPIO_ () GPIO_ () GPIO_ () GPIO_ () GPIO_ () -RS () -S () -WE () -S () -S () TP TP R R.K R.K VPT_ VPT_ VPT_ VPT_ VPT_ M[..] () -QM[..] () QS[..] () *.K KE () M_LK () -M_LK () M_LK () -M_LK ().V VPT_ () VPT_ () VPT_ () VPT_ () VPT_ ()

14 Memory decoupling Place close to memory More Memory R Mbit M ug VG R MEMORY Memory decoupling More Memory decoupling t least a.: spacing between the pair These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory VG R VRM- NNEL Thursday, November, Size ocument Number Rev ate: Sheet of M -QM M M M M M M M M M -QM MVREF_ M M M M QS MVREF_ M QS M M M M M QS M M M M M M M M M M M M M M M M M M M M M M M M M QS M MVREF_ -QM -QM MVREF_ -QM M M M M M M M -QM M M M -QM M -QM M M M QS M QS QS QS M_LK- M_LK- M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M V_MEM V_MEM V_MEM V_MEM V_MEM V_MEM R.K/F TP TP R.K/F U TP R.U U U TP Quanta omputer Inc. PROJET : M.U.U TP.U.U R TP U.U.U TP.U.U TP.U TP TP TP.U U.U.U U.U.U R.K/F U R TP U.U U R TP U U R.K/F TP.U U VRM_M- PG-VRM M M M L M M L M M M M L L G G L K K M L M L M G G K K K L L G G H J H J J H H F F E E E E F F H H J J K K K E E F F H H J K L H H G G E E E E F F F F J J J K K E E F F G G H H J J J G G L VREF (P) QM QM QM QM RS S WE S LK KE N N N N N N N V_ N N N/TH N/TH N/TH VQ_ N/TH QS VQ_ Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q V_ V_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ _ LK# N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ VQ_ QS QS QS Q_ Q_ Q_ Q_ Q_ ML TP U U TP.U U VRM_M- PG-VRM M M M L M M L M M M M L L G G L K K M L M L M G G K K K L L G G H J H J J H H F F E E E E F F H H J J K K K E E F F H H J K L H H G G E E E E F F F F J J J K K E E F F G G H H J J J G G L VREF (P) QM QM QM QM RS S WE S LK KE N N N N N N N V_ N N N/TH N/TH N/TH VQ_ N/TH QS VQ_ Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q V_ V_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ _ LK# N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ VQ_ QS QS QS Q_ Q_ Q_ Q_ Q_ ML.U U.U -RS () -S () -WE () -S () M_LK () -M_LK () KE () -S () -QM[..] () M[..] () QS[..] () M[..] () M_LK () -S () -S () -WE () -M_LK () -RS () KE () -S () M_LK () -M_LK () M_LK () -M_LK ()

15 Memory decoupling More Memory decoupling Memory decoupling More Memory decoupling Place close to R Mbit M ug VG R MEMORY These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory t least a.: spacing between the pair VG R VRM- NNEL Thursday, November, Size ocument Number Rev ate: Sheet of M -QM M M M M M M M M M -QM -QM M M M M -QM QS MVREF_ M QS M M M M M QS M M M M M M M M M M M M M M M M M M M M M M M M M QS M M M -QM M MVREF_ M M M -QM M M M M M M QS M M M M QS M M M M M M M M M M M M M M M M M M M -QM M M M M M M -QM M M M QS QS M M MVREF_ MVREF_ M_LK- M_LK- V_MEM V_MEM V_MEM V_MEM V_MEM V_MEM R.K/F.U U U VRM_M- PG-VRM M M M L M M L M M M M L L G G L K K M L M L M G G K K K L L G G H J H J J H H F F E E E E F F H H J J K K K E E F F H H J K L H H G G E E E E F F F F J J J K K E E F F G G H H J J J G G L VREF (P) QM QM QM QM RS S WE S LK KE N N N N N N N V_ N N N/TH N/TH N/TH VQ_ N/TH QS VQ_ Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q V_ V_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ _ LK# N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ VQ_ QS QS QS Q_ Q_ Q_ Q_ Q_ ML TP.U U TP U.U R TP.U R.K/F.U.U U R.K/F U.U.U.U Quanta omputer Inc. PROJET : M U U.U U VRM_M- PG-VRM M M M L M M L M M M M L L G G L K K M L M L M G G K K K L L G G H J H J J H H F F E E E E F F H H J J K K K E E F F H H J K L H H G G E E E E F F F F J J J K K E E F F G G H H J J J G G L VREF (P) QM QM QM QM RS S WE S LK KE N N N N N N N V_ N N N/TH N/TH N/TH VQ_ N/TH QS VQ_ Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q V_ V_ V_ V_ V_ V_ V_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ_ VQ _ LK# N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH N/TH Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ VQ_ QS QS QS Q_ Q_ Q_ Q_ Q_ ML U U U.U TP TP TP.U R TP.U.U R TP TP TP.U.U U TP R.K/F U U TP.U TP TP TP TP.U.U.U U R -RS () -S () -WE () -S () M_LK () -M_LK () KE () -M_LK () -WE () M_LK () -S () -RS () -S () KE () -S () -S () M[..] () QS[..] () -QM[..] () M[..] () M_LK () -M_LK () M_LK () -M_LK ()

16 E (,) PNEL V ONTROL ISP_ON V R *K KLIGHT ONTROL.U V V T_OUT R R K K SW (,) LON LON FPK R K MLI# () () R K FPK# U IN IN ON/OFF T- FPK# OUT GN GN SW Q TEU VPU OVERSW# P el Q,Q,R,R,.U L FMHM U.U SW MRSSL.U.U.U LV VPU.U/V PWM_INV_ FPK_ () V PWM_INV (,) _LK (,) _T U TSHFU VIN L ONNETOR (,) TULKOUT- (,) TULKOUT (,) TUOUT- (,) TUOUT (,) TLOUT- (,) TLOUT (,) TUOUT- (,) TUOUT (,) TLLKOUT- (,) TLLKOUT PWM_INV_ PWM_INV L FPK L L LV _LK _T V (,) TUOUT- (,) TUOUT (,) TLOUT- (,) TLOUT (,) TLOUT- (,) TLOUT.U/V VIN_LIGHT FMHM.U/V KHS-T KHS-T N U/V P LONP VIN_LIGHT PWM_INV_ FPK_.U PROJET : M Quanta omputer Inc. Size ocument Number Rev L LVS ON ate: Thursday, November, Sheet of E

17 () PR_RE () PR_GEN () PR_LU () PR_HSYN () PR_VSYN V VG_RE PR_RE V VG_GEN PR_GEN V VG_LU PR_LU V.U.U.U.U RTHS_VG PR_HSYN V.U RTVS_VG PR_VSYN V RT SWITH U V SEL NSP U V SEL IN_ OM IN_ GN NSP U V SEL IN_ OM IN_ GN NSP U V SEL IN_ OM IN_ GN IN_ OM IN_ GN NSP U V SEL IN_ OM IN_ GN NSP PR_INSERT# RT_R_OM SEL LOW HIGH RT_G_OM RT OM HSYN_OM VSYN_OM PR_INSERT# (,) RT_R_OM (,) FUNTION(OM) IN_ IN_ RT_G_OM (,) RT OM (,) HSYN_OM (,) VSYN_OM (,) (,) LK (,) T RT PORT LK T RTVS_VG RTHS_VG VG_RE VG_GEN VG_LU.V.V R.K R.K V.V R R.V Q NE N ONN Q NE LK T RT_VS RT_HS TV_Y/G TV_/R TV_OMP LK RT_VS RT_HS T TV_Y/G (,,) TV_/R (,,) TV_OMP (,,) TV-OUT LK () T () PROJET : M Quanta omputer Inc. Size ocument Number Rev SVIEO/RT/PNLE/HTV ate: Thursday, November, Sheet of

18 RT VPU P VRT el attery socket NS,VG,SIO Reset VRT RV- RV- N (,,,,) PLTRST# JE-FI-SP-HF PLTRST# VRT R Q MMT P RT_N U SZ Y.KHZ K RT_N R VSUS.U FERR# R VP PRSLP# R * VP RIN# R K R U V M GTE R K V LK_K Y L/FWH LK_K RT L P L/FWH (,,) Y L/FWH PIORY R.K RT L/F N L/FWH (,,) V L/FWH RTRST# L/F N L/FWH (,,) L/FWH RTRST# L/F N L/FWH (,,) LP_RQ# VP SM_INTRUER# LRQ# N YINS# LP_RQ# (,) P R M VRT INTRUER# LRQ#/GPI P YINS# (,) LFRME#/FWH INTVRMEN LFRME# P LFRME#/FWH (,,) PI Pullups V R RP NMI F G PUPWRG PIRQ# () NMI M# NMI PUPWRG/GPO PUPWRG () PIRQ# () M# F FERR# M# INIT_V# E T R THERMTRIP#_IH R PIRQ# STOP# () FERR# F IGNNE# FERR# THRMTRIP# E THRMTRIP# (,) G G R REQ# PIRQ# () IGNNE# INTR IGNNE# PU SMI# SMI# () STPLK# REQ# () INTR G PUINIT# INTR STPLK# E STPLK# () V R * PUSLP# () PUINIT# F RIN# INIT# PUSLP# E PUSLP# (,) R PSLP#.K () RIN# GTE RIN# PSLP#/TP[] PSLP# () F E R PRSLP# () GTE GTE PRSLP#/TP[] PRSLP# () V (,,) [..] [..] R should be populated to support othan stepping RP REQ# E /E# REQ# FRME# /E# J /E# (,,) E /E# SERIRQ TRY# /E# H /E# (,,) (,,,,) SERIRQ /E# IRQ U/V /E# G /E# (,,) F /E# /E# G /E# (,,) V F E J FRME#.K FRME# FRME# (,,) F IRY# IRY# IRY# (,,) TRY# V RTRST# TRY# J TRY# (,,) E EVSEL# RP EVSEL# EVSEL# (,,) STOP# IRY# STOP# J STOP# (,,) PR EVSEL# YI G PI PR E PR (,,) SERR# REQ# PERR# SHORT_ P SERR# G SERR# (,,) PERR# PLOK# SERR# PERR# E PERR# (,,) H PLOK# YI VPU V PLOK# J L REQ#.K REQ# REQ# () K K REQ# V REQ# REQ# () K M REQ# REQ# REQ# () REQ# IH_GPIO R.K REQ# L F REQ# IH_GPIO R.K R REQ#/GPI G E YI.K REQ#/GPI H YI YI () REQ#/GPI YI () H H GNT# dd H detact PIRQE# R.K V Main H GNT# GNT# () GNT# GNT# GNT# () M F GNT#.. R *K : PT GNT# GNT# () GNT# Rev. : ST GNT# T R K E GNT# T K GNT#/GPO K F GNT# T GNT#/GPO GNT# V T GNT#/GPO L K N PIRQ# risis SW PIRQ# PIRQ# () L PIRQ# PIRQ# PIRQ# (,) M PIRQ# R PIRQ# PIRQ# (,) P L PIRQ#.K SW (,,) IH_PME# PME# PIRQ# PIRQ# () G PIRQE# IH_GPIO () PLK_IH PIRST# PILK PIRQE#/GPI R IH_GPIO (,,,) PIRST# PLTRST#_ PIRST# PIRQF#/GPI R IH_GPIO LKRUN# PLTRST# PIRQG#/GPI IH_GPIO F M IH_GPIO PIRQH#/GPI dd risis SW SHORT_ P (,,,) LKRUN# LKRUN#/GPIO.U.. Rev. V R.K R K V P ST_LE# P STLE# ST_LE# (,) F istance between the IH- M and cap on the "P" P F E ST_RN_ P ST_RN ST_RP_ signal should be identical distance between the P ST_RP E G ST_TN_ IH- M and cap on the "N" signal for same pair. P ST_TN F ST_TP_ P ST_TP P ST_RN_ P ST_RN E ST_RP_ ST_RN_ *P ST_RN P ST_RP ST_RN () F F ST_TN_ PLTRST#_ P ST_TN G ST_TP_ ST_RP_ *P ST_RP P ST_TP ST_RP () P SR_ST# P ST_LKN SR_ST# () E SR_ST ST_TN_ *P ST_TN P ST_LKP SR_ST () ST_TN () G P G Place within ST_TP_ *P ST_TP P[..] STRIS# ST_TP () F STIS R./F () P[..] PS# STRIS mils of IH () PS# PS# S# E R *K () PS# Vball P S# ST_RN_ P ST_RN () P P _ITLK ST_RN () () P P Z_IT_LK R _SYN _ITLK () ST_RP_ P ST_RP () P PIOR# Z_SYN E R _RESET# _SYN () ST_RP () () PIOR# PIOW# IOR# Z_RST# _RESET# () () PIOW# PIORY IOW# F F _SIN ST_TN_ P ST_TN () PIORY IRQ IORY Z_SIN _SIN () ST_TN () F _SIN () IRQ PREQ IEIRQ Z_SIN _SIN T ST_TP_ P ST_TP () PREQ PK# REQ Z_SIN R _SOUT T ST_TP () () PK# K# Z_SO _SOUT ().U IH-M IE RT LP ST -/ ZLI PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom IH(/) ate: Thursday, November, Sheet of

19 U V VSUS R K R K R.K R *K R K R *K RP PR-K RP PR-K RP PR-K R *K R *K SUS# RST_Y# SWPLE THRM# PWROK RSMRST# R# TLOW# SMLINK SI# SWI# SMLINK RI# PT_SM SMLERT# PLK_SM SM_LINK_LERT# SUS# SUS_STT# USP USP () USP USP- USPP USPP USP () USP- () USP- O# USPN USPN USP- () O# () O# USP O# O# O# () USP () USP USP- USPP USPP USP () USP- () USP- O# USPN US USPN USP- () O# () O# USP O# O# O# () USP () USP USP- USPP USPP USP () E USP- () USP- O# USPN USPN USP- () O# () O# USP O#/GPI O#/GPI USP () USP T USP- USPP USPP USP- () USP- T O# USPN USPN O# O#/GPI O#/GPI USRIS USRIS R./F () LK_US LK USRIS# MI_RN T Y MI_RN () MI_RN MI_RP MI_RN MI_RN MI_RN () T Y MI_RP () MI_RP MI_TN MI_RP MI_RP MI_RP () R W MI_TN () MI_TN MI_TP MI_TN R MI MI_TN MI_TN () W MI_TP () MI_TP MI_TP MI_TP MI_TP () MI_RN V MI_RN () MI_RN MI_RP MI_RN MI_RN MI_RN () V MI_RP () MI_RP MI_TN MI_RP MI_RP MI_RP () U MI_TN () MI_TN MI_TP MI_TN MI_TN MI_TN () U MI_TP () MI_TP MI_TP MI_TP MI_TP () () SR_IH# SR_IH# F SR_IH MI_LKN MI_ZOMP () SR_IH MI_LKP MI_IROMP F MI_ZOMP R./F () IHEP_RN H HSIN HSIN M () IHEP_RP H M.U/ HSIP G PI-EPRESS HSIP () IHEP_TN L.U/ HSON HSON () IHEP_TP G HSOP HSOP L PLK_SM PT_SM SMLERT# V_S V_S V_S R *K *.U (,,,) PLK_SM (,,,) PT_SM () PWROK () PRSLPVR () TLOW# () NSWON# () RSMRST# (,) IMVP_PWG () PM_MUSY# (,) SUS_STT# T () () () () () () () () RI# M_IH PSPK T KSMI# SI# SWI# YON# RST_Y# U *NWZP R *K R * K HSIN K HSIP J HSON J HSOP Y SMLK W SMT W SMLERT#/GPI RI# T THRM# RI# PWROK THRM# PRSLPVR PWROK E TLOW# PRSLPVR/TP V NSWON# TLOW#/TP U RSMRST# PWRTN# Y IMVP_PWG RSMRST# F PM_MUSY# VRMPWRG SUS_STT# M_USY#/GPIO W SUSLK SUS_STT#/LPP# V SUSLK E PSPK LK F RT_SENSE# SPKR E KSMI# GPI R SI# GPI M SWI# GPI R SWPLINK GPI YON# GPO RST_Y# GPO GPO V GPIO EE_S EE_SHLK EE_OUT F EE_IN RSV RSV F RSV G RSV RSV IH-M U *NWZP RSMRST# SM&SMI PM MIS&GPIO LN RESERVE HSIN P HSIP P HSON N HSOP N SMLINK W SMLINK U LINKLERET# Y SMLINK SMLINK SM_LINK_LERT# SUS# SLP_S# T SUS# SLP_S# T SLP_S# T PLTRST# LN_RST# V R# SYS_RESET# U PIE_WKE# WKE# U MH_SYN# MH_SYN# G STP_PI# STP_PI#/GPO STP_PU# STP_PU#/GPO SERIRQ SERIRQ P SM_EN# GPIO F STGP STGP/GPIO R FPK# GPIO T SP-ON GPIO E STGP STGP/GPIO F STGP STGP/GPIO G STGP STGP/GPIO F SWPLE GPIO SWPLE GPIO LN_R E LN_R E LN_R LN_T LN_T LN_T E LN_LK F LN_RSTSYN RSV RSV F RSV G RSV U T.V SUS# () SUS# () T PLTRST# (,,,,) R# () PIE_WKE# () T STP_PI# () STP_PU# (,) SERIRQ (,,,,) T FPK# () SP-ON () R Place within mils of IH- R Place within mils of IH- K SWP# K O# O# O# O# VSUS V SWP# V PIE_WKE# MH_SYN# R K SS STGP STGP STGP STGP SWPLE SWPLE#= (GLE light on) SWPLNK FLSH If the SWPLE= SWPLE-# is flash always R K Z SS SWPLE# V Size ocument Number Rev ustom IH(/) RP K V U SH V R K SWPLINK ate: Thursday, November, Sheet of R R Q RHUN RP K Q RHUN K O# O# O# O# V_S V SWPLE# () SWPLE# () VSUS HZ-LE () PROJET : M Quanta omputer Inc.

20 _V_IH _V_PI IH(/) ustom Thursday, November, Size ocument Number Rev ate: Sheet of VREF_SUS VREF.V_PIE VREF VREF_SUS.V.V.V_S.V.V_S V.V V VP.V V_S.V V_S V_S.V.V.V.V_S.V V_S VRT V V V_S V_S V VRT V.U.U.U.U.U.U.U.U R.U.U R.U.U.U.U.U RV-.U U.U U GN U IH-M E E E E E E E E F F F F F G F G G G G G G G E E E E E F F F F G G G G G H H H J J J J K K K K K L L L L L M M M M M M M M M N N N N N N N N N P P P P P P R R R R R R R R R R R T T T T T T T T T T U U U U U V V V V W W W W W Y Y Y Y E.U.U U U.U R.U.U.U.U.U.U.U.U.U.U.U U L LMS.U L LMPSPG.U.U.U.U U.U.U U.U RV-.U.U.U.U V U IH-M F F F G G G G H H J J K K L L M M N N N N N P P P P R R T T U U V V W W Y Y E E F G E E F G E E G F G G U V V W Y F G G L L L L L M M P P T T U U U U U F G G G E H H J L L M P R U G E E E E E F G G P F G G G E F F G G V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V VMIPLL V VSTPLL V VLN_/VSUS VLN_/VSUS VLN_/VSUS VLN_/VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V VSUS VSUS VSUS V V V V V V V V V V V V V V VREF VREF VREF_SUS VUSPLL VSUS VRT VLN_/VSUS VLN_/VSUS V_PU_IO V_PU_IO V_PU_IO VSUS VSUS VSUS VSUS VSUS VSUS VSUS.U U Quanta omputer Inc. PROJET : M U

21 MIL MIL US- LEFT SIE US- LEFT SIE US- US- MIL MIL US Ports ustom Thursday, November, Size ocument Number Rev ate: Sheet of USP USP- USP_ USP_- USPWR USP_ USP_- USP_- USP_ USP_ USPWR USP_- USP_ USP_ USP_- USP_- USP_ USP_- USP_- USP_ USPWR USPWR USPWR USPWR O# O# O# O# USPWR USPWR VSUS VSUS.U U M-SN GN EN EN O O V OUT OUT *lamp-iode.u E US. -HOKE U/.V *lamp-iode Quanta omputer Inc. PROJET : M E N US U *lamp-iode.u N- US_ONN V T_L T_H GN SHIEL SHIEL U M-SN GN EN EN O O V OUT OUT.U U/.V *lamp-iode.u *lamp-iode.u N US E U.U N- US_ONN V T_L T_H GN SHIEL SHIEL.U *lamp-iode *lamp-iode *lamp-iode USP- () USP () USP () USP- () VSUS (,,,,,,,) USP- () USP () USP- () USP () O# () O# () O# () O# ()

22 V rev:d add OLE# YV N SWP-OVER HLE# OLE# () RST_Y# () HLE# H_V R K SW SWP-SWITH U GN V YI PREQ PIOW# PIOR# PIORY PK# IRQ P P PS# HLE# R K YON_H# R K YSWP P ST_LE# Q NE NSZ V SE Q TEU R _IERST# P P P P P P P P V SP-ON V H ONNETOR *P SW YSWP () ST_LE# (,) R K N FOONN_HH () () () () () () () () () () () () SP-ON () P[..] PREQ PIOW# PIOR# PIORY PK# IRQ P P PS# P PS# P P P P P P P P PSEL IOS# PIG R P PS# PIORY PREQ IRQ IOS# P R U P[..] V V_ V_ PREQ P PIOW# P PIOR# P PIORY P PK# P IRQ P N_ P P PS# P P P PS# P P N_ P P P P P YON_H# E P PS# PS# P P YON_H# E GN_GN_ PI U V P PIOR# PIOW# PIORY IRQ PREQ PK# RST_Y# OLE# () OLE# YON_H# -LVIS /ON GN /VIS V R K R K TI.U MSTER H_V MIL *K_ H_V V L KHS V R *.K R *.K R *K R *K.U U/V LP LP LP LP LP LP LP LP LP LP LP LP LP LP LP LP LPS# LPS# LP LP LP LPIOR# LPIOW# LPIORY LIRQ LPREQ LPK# LYRST# LIE_LE_# V V ST ONNETOR N *Serial T GN TP TN GN RN RP GN.V.V.V GN GN GN V V V GN RSV GN V V V ST_TP () ST_TN () ST_RN () ST_RP ().VST.U.U R * H_V *.U/V UL () LEFT Y(-ROM, H-PT/ST, F,) P UL LYRST# R LYRST_# LP LP LP LP (,) YINS# VPU R V V *.U/V ST_TN () ST_TP () ST_RN () ST_RP U/V.VST *.U ST_TN ST_TP LP LP LP LP LPIOW# LPIORY LIRQ LP LP LPS# LIE_LE_# YINS# K ST_RN ST_RP.U N --KNH-P YV.U.U.U.U () () YON#.U U/V LY I STTUS LEFT YI Y POWER ONTROL V YON#.U R V UR GN LP LP LP LP LP LP LP LP LPREQ LPIOR# LPK# LP LPS# YI YI RSEL YV V PIG USP USP- LEFT YI STTUS H(PT) H(ST) -ROM V.U K Z Q TEU Q SIY IE (H&_ROM YI () YI () R R *.U UR () GN () USP () USP- () SLVE YV P YV U/V Size ocument Number Rev ustom ate: Thursday, November, Sheet of PROJET : M Quanta omputer Inc.

23 SMRTM-ONENT_- E For Layout: Place decoupling caps near the power pins of SmartM device. R_OS K ROS GN I_TN MR M U/V/V GN :: routing, mil M I_TN MI MI I_TP MI_IN MI () P_ MR to other signal I_TP RR SOFTWRE EQ ONTROL TLE PWRLKP MR _IN_R GN PWRLKP _IN_GN GPIO GOIO S/W EQ RL PWRLKN MR _IN_L PWRLKN LOW LOW ON LINE_INL LINE_IN_L LINE_INR () _SOUT LOW HIGH OFF M ST_OUT LINE_IN_R P_ () _SYN SYN OUT_L () _RESET# _RESET# LINE_OUT_L OUT_L () HIGH LOW OFF OUT_R LINE_OUT_R OUT_R () HIGH HIGH OFF GN _ONLY HP_OUT_L MR ST_IN HP_OUT_R () _SIN ST_IN REF_FLT MR IT_LK REF_FLT V_S N () _ITLK IT_LK V_S VREF_S VREF_S MR * I# Modified. -Stage MI_IS GN MIS/V MR * I# <onexant Name> S_PIF MR MR heck this pin fumction. EP *K *K I_TP EEP GPIO_ HPSENE_PR (,) PWRLKN P_EEP M M M M I_TN GPIO_ HPSENSE ().U_.U_.U_ PWRLKP SPKOUT U/V TLO MR MR *M M onnector GN TLI MY GN GN.MHZ - VSUS VSUS () PIRI# () LINEINPLG PIRI# V R K VSUS GN R.K M U/.V V R K : hange net from V to VSUS R K M.U_ Q TEU Q TEU For Layout: lose to SmartM device. : hange MR,MR footprint to R for EMI RI FUNTION V M.U_ R K Q TEU M.U_ LINE_INL LINEINPLG# Q TEU LINE_INR M.U_ RI# RI# Q TEU U LINE_INL_ LINEINL_PR Q NE.U M.U_ GN GN Ground Tie GN MI_IS GN For Layout: GN GN Place crystal and associated circuitry very near SmartM evice. NORML : LOW GN RR U/V R.K RL U/V R.K U GN U/V R.K LINE_INR_ LINEINR_PR R LINEINR_PR () Q NE RI# () RI# (,) MR K (%) GN.U MU V R V V GN GN GN GN _LK L *KHM V_LK GN GN V V M.U_ MR MR MR M P M U/V GN.V MR GN M U/.V LINEINL_PR () () () M P R.K PMSPK# PSPK R.K R.K OE POWER P EEP ONTROL V V U SH U IN.U_.U_ EEP UR () UL () GN () J GMT_GTU R OUT R.K m (MIL) R * R K EEP E.V.U_ GN P_ EEP.U/V PROJET : M Quanta omputer Inc. Size ocument Number Rev ustom SMRTM-ONENT_- ate: Thursday, November, Sheet of

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

G31T-M3 Rev :1.0. ( P4 LGA775P Processor with DDR2 SDRAM Mainboard ) PDF Created with deskpdf PDF Writer - Trial ::

G31T-M3 Rev :1.0. ( P4 LGA775P Processor with DDR2 SDRAM Mainboard ) PDF Created with deskpdf PDF Writer - Trial :: T-M Rev :.0 PF reated with deskpf PF Writer - Trial :: http://www.docudesk.com SHEMTIS TLE: Page Index ------- ------------------------ 0 over Sheet System lock iagram P LP Part P LP Part P LP Part P LP

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

N02 BLOCK DIAGRAM ULV DOTHAN+ALVISO(915GMS)+ICH6-M

N02 BLOCK DIAGRAM ULV DOTHAN+ALVISO(915GMS)+ICH6-M N OK IGRM UV OTHN+VISO(GMS)+IH-M Intel UV Peutiun-M / UV eleron-m UV othan / UV eleron Pins (Micro-FG) PG, PU Thermal Sensor GMTP lock Generator IT VPG PG TV PG S_VIO FS MHZ VS Panel PG R.G, RT port PG

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

Intel PENRYN ufcpga SB ICH9M

Intel PENRYN ufcpga SB ICH9M V_RE P/ lock iagram +.V +.V +.V +.VSUS +.V +VPU +V_S +VSUS +V +VPU +V_S +V +SMR_VTERM +SMR_VREF INT MI Page RT Page L PNEL Page ST - H Page ST - Page est Page ST ST ST RT LVS Intel PENRYN ufpg N NTIG MI(x/x)

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

G31T-M7-GIGA_LAN Rev:1.0

G31T-M7-GIGA_LAN Rev:1.0 ( P LGP Processor with R SRM Mainboard ) GT-M-GIG_LN Rev:.0 Page of Schematic : Page Page Schematics Version History Table : ircuit Ver. P Ver. Total Page Modified Page(s) ate P0 over Sheet P0 System lock

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

CORAL PA ADA. MB86296-ADA01 Rev CORAL PA Adapter Board. September Fujitsu Microelectronics Europe

CORAL PA ADA. MB86296-ADA01 Rev CORAL PA Adapter Board. September Fujitsu Microelectronics Europe ORL P M-0 Rev..0 ORL P dapter oard Revision.0 00 Fujitsu Microelectronics Europe September 00.0 Page M-0 Evaluation oard Manual Revision ontrol Revision Number ate escription of changes.0 0/0/0 Official

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11. P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO

More information

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM ustomer Notice:Linear Technology has made a best effort to and reliable operation in the actual application, omponent affect circuit performance or reliability. ontact Linear pplications Engineering for

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information