UNIVERSAL DEMULTIPLEXER/ DECODER
|
|
|
- Samson Carr
- 6 years ago
- Views:
Transcription
1 UNIVERSAL DEULTIPLEXER/ DECODER FEATURES DESCRIPTION ax. propagation delay of 1200ps IEE min. of 92mA Industry standard 100K ECL levels Extended supply voltage option: VEE = 4.2V to 5.5V Voltage and temperature compensation for improved noise immunity Internal 75kΩ input pull-down resistors 60% faster than National or Signetics Approximately 40% lower power than Fairchild Function and pinout compatible with Fairchild F100K Available in 28-pin PLCC packages The is a universal demultiplexer/decoder that can be used as either a dual 1-of-4 decoder or as a single 1-of-8 decoder and is designed for use in highperformance ECL systems. The ode control () input determines the function. In the dual 1-of-4 mode, each 4- input group has a pair of active-low Enable (E) inputs. The Enable pins are assigned such that in the single 1-of- 8 mode they can be tied together in pairs to result in two active-low Enable inputs. E1a will be tied to E1b and E2a to E2b. The auxiliary inputs (Hn) are used to determine whether the outputs are active-high or active-low. The address inputs for the dual 1-of-4 mode are A0a, A1a, A0b. A2a is unused. In the 1-of-8 mode, the address inputs are A0a, A1a, A2a. The inputs on the device have 75kΩ pull-down resistors. PIN NAES Pin Function Ana, Anb Address Inputs (n = 0,1,2) Ena, Enb Enable Inputs (n = 1,2) ode Control Input Ha Z0 Z3 (Z0a Z3a) Polarity Select Input Z4 Z7 (Z0b Z3b) Polarity Select Input Common Polarity Select Input Z0 Z7 Single 1-of-8 Data Outputs Zna, Znb Dual 1-of-4 Data Outputs (n = 1...4) VEE Substrate VCCA VCCO for ECL Outputs 1 Rev.: I Amendment: /0 Issue Date: April 2007
2 PACKAGE/ORDERING INFORATION E1a E1b VEE E2b A2a A1a Top View PLCC J28-1 A0a Z1a (Z1) Z2a (Z2) E2a Ha A0b A1b Z3b (Z7) Z0b (Z4) Z0a (Z0) Z3a (Z3) VCCA VCC VCC Z1b (Z5) Z2b (Z6) Ordering Information Package Operating Package Lead Part Number Type Range arking Finish JC J28-1 Commercial JC Sn-Pb JCTR (1) J28-1 Commercial JC Sn-Pb JZ (2) J28-1 Commercial JZ with atte-sn Pb-Free bar-line indicator JZTR (1, 2) J28-1 Commercial JZ with atte-sn Pb-Free bar-line indicator Notes: 1. Tape and Reel. 2. Pb-Free package is recommended for new designs. 28-Pin PLCC (J28-1) TRUTH TABLES (1) Dual 1-of-4 ode ( = A2a = = LOW) Active HIGH Outputs Active LOW Outputs Inputs (Ha and Inputs HIGH) (Ha and Inputs LOW) E1a,E1b E2a,E2b A1a,A1b A0a,A0b Z0a,Z0b Z1a,Z1b Z2a,Z2b Z3a,Z3b Z0a,Z0b Z1a,Z1b Z2a,Z2b Z3a,Z3b H X X X L L L L H H H H X H X X L L L L H H H H L L L L H L L L L H H H L L L H L H L L H L H H L L H L L L H L H H L H L L H H L L L H H H H L Inputs Single 1-of-8 ode ( = HIGH; A0b = A1b = Ha = = LOW) Active HIGH Outputs* ( Input HIGH) E1 E2 A2a A1a A0a Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z7 H X X X X L L L L L L L L X H X X X L L L L L L L L L L L L L H L L L L L L L L L L L H L H L L L L L L L L L H L L L H L L L L L L L L H H L L L H L L L L L L H L L L L L L H L L L L L H L H L L L L L H L L L L H H L L L L L L L H L L L H H H L L L L L L L H Note: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care * for = LOW, output states are complemented E1 = E1a and E1b wired; E2 = E2a and E2b wired 2
3 BLOCK DIAGRA A0a Z2a (Z2) A1a E1a E2a A2a Z0a (Z0) Z1a (Z1) Z3a (Z3) Z2b (Z6) A0b Z0b (Z4) Z1b (Z5) A1b Z3b (Z7) E1b E2b Ha 3
4 DC ELECTRICAL CHARACTERISTICS Symbol Parameter in. Typ. ax. Unit Condition IIH Input HIGH Current µa VIN = VIH (ax.), A0a, A1a, A2a 310 All Others 250 IEE Power Supply Current ma Inputs Open AC ELECTRICAL CHARACTERISTICS TA = 0 C TA = +25 C TA = +85 C Symbol Parameter in. ax. in. ax. in. ax. Unit Condition tplh Propagation Delay ps tphl Ena, Enb to Output tplh Propagation Delay ps tphl Ana, Anb to Output tplh Propagation Delay ps tphl Ha,, to Output tplh Propagation Delay ps tphl to Output ttlh Transition Time ps tthl 20% to 80%, 80% to 20% TIING DIAGRA INPUT 0.7 ± 0.1 ns tphl 0.7 ± 0.1 ns 80% 50% 20% tplh 0.95V 1.69V OUTPUT 80% 50% 20% ttlh tthl Propagation Delay and Transition Times Note: 4
5 28-PIN PLCC (J28-1) Rev. 03 ICREL, INC FORTUNE DRIVE SAN JOSE, CA USA TEL + 1 (408) FAX + 1 (408) WEB The information furnished by icrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by icrel for its use. icrel reserves the right to change circuitry and specifications at any time without notification to the customer. icrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of icrel Products for use in life support appliances, devices or systems is at Purchaser s own risk and Purchaser agrees to fully indemnify icrel for any damages resulting from such use or sale icrel, Incorporated. 5
8-BIT SYNCHRONOUS BINARY UP COUNTER
8-BIT SYNCHRONOUS BINARY UP COUNTER FEATURES DESCRIPTION 700MHz min. count frequency Extended 100E VEE range of 4.2V to.v 1000ps to Q, Internal, gated feedback 8 bits wide Fully synchronous counting and
8-BIT RIPPLE COUNTER SY10E137 SY100E137 DESCRIPTION FEATURES PIN NAMES
8-BIT IPPLE COUNTE FEATUES ESCIPTION 1.8GHz min. count frequency Extended 100E VEE range of 4.2V to 5.5V Synchronous and asynchronous enable pins ifferential clock input and data output pins output for
SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0
SY10/100EL11 5/3.3 1:2 Differential Fanout Buffer Revision 10.0 General Description The SY10/100EL11 are 1:2 differential fanout gates. These devices are functionally similar to the E111A/L devices, with
Features MIC4468 V S GND. Micrel, Inc Fortune Drive San Jose, CA USA tel + 1 (408) fax + 1 (408)
MIC// Quad.-Peak Low-Side MOSFET Driver Bipolar/CMOS/DMOS General Description The MIC// family of -output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which
Low Power Quint Exclusive OR/NOR Gate
100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-or/nor gate. The Function output is the wire-or of all five exclusive-or outputs. All inputs have
SN54/74LS145 1-OF-10 DECODER/DRIVER OPEN-COLLECTOR 1-OF-10 DECODER/ DRIVER OPEN-COLLECTOR FAST AND LS TTL DATA 5-240
-OF-0 DECODER/DRIVER OPEN-COLLECTOR The SN54 / 74LS45, -of-0 Decoder/Driver, is designed to accept BCD inputs and provide appropriate outputs to drive 0-digit incandescent displays. All outputs remain
CD4028BC BCD-to-Decimal Decoder
BCD-to-Decimal Decoder General Description The is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to the 4 inputs, A,
MM74C85 4-Bit Magnitude Comparator
4-Bit Magnitude Comparator General Description The MM74C85 is a four-bit magnitude comparator which will perform comparison of straight binary or BCD codes. The circuit consists of eight comparing inputs
CD4021BC 8-Stage Static Shift Register
8-Stage Static Shift Register General Description The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages.
MM74C906 Hex Open Drain N-Channel Buffers
Hex Open Drain N-Channel Buffers General Description The MM74C906 buffer employs monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel
DM7417 Hex Buffers with High Voltage Open-Collector Outputs
August 1986 Revised July 2001 DM7417 Hex Buffers with High Voltage Open-Collector Outputs General Description This device contains six independent gates each of which performs a buffer function. The open-collector
MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
MM74HC573 3-STATE Octal D-Type Latch
MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low
MM74HC139 Dual 2-To-4 Line Decoder
MM74HC139 Dual 2-To-4 Line Decoder General Description The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications.
DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs
August 1986 Revised March 2000 DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic AND function.
CD4028BC BCD-to-Decimal Decoder
CD4028BC BCD-to-Decimal Decoder General Description The CD4028BC is a BCD-to-decimal or binary-to-octal decoder consisting of 4 inputs, decoding logic gates, and 10 output buffers. A BCD code applied to
MM74HC374 3-STATE Octal D-Type Flip-Flop
3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
MM74HC251 8-Channel 3-STATE Multiplexer
8-Channel 3-STATE Multiplexer General Description The MM74HC251 8-channel digital multiplexer with 3- STATE outputs utilizes advanced silicon-gate CMOS technology. Along with the high noise immunity and
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS247 is a BCD-to-Seven-Segment Decoder/Drivers. The LS247 composes the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS247 features a lamp test input
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
CD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each
MM74HCT138 3-to-8 Line Decoder
3-to-8 Line Decoder General Description The MM74HCT138 decoder utilizes advanced silicon-gate CMOS technology, and are well suited to memory address decoding or data routing applications. Both circuits
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter
MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter General Description The MM74C00, MM74C02, and MM74C04 logic gates employ complementary MOS (CMOS) to achieve wide power
74F139 Dual 1-of-4 Decoder/Demultiplexer
74F139 Dual 1-of-4 Decoder/Demultiplexer General Description The F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing
MM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
74VHC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The HC00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent
MM74HC154 4-to-16 Line Decoder
4-to-16 Line Decoder General Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high
CD4024BC 7-Stage Ripple Carry Binary Counter
CD4024BC 7-Stage Ripple Carry Binary Counter General Description The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is
DM Quad 2-Input NAND Buffers with Open-Collector Outputs
September 1986 Revised July 2001 DM7438 7438 Quad 2-Input NAND Buffers with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic NAND
MM74C14 Hex Schmitt Trigger
MM74C14 Hex Schmitt Trigger General Description The MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors. The
MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
SN74LS138MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS18 is a high speed 1-of-8 Decoder/ Demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
CD40106BC Hex Schmitt Trigger
CD40106BC Hex Schmitt Trigger General Description The CD40106BC Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N and P-channel enhancement transistors.
74F138 1-of-8 Decoder/Demultiplexer
74F138 1-of-8 Decoder/Demultiplexer General Description The F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding.
DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear
DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description The DM74ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and
TC74HC148AP,TC74HC148AF
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC148AP,TC74HC148AF 8-to-3 Line Priority Encoder The TC74HC148A is a high speed CMOS 8-to-3 LINE ENCODER fabricated with silicon gate C2MOS
MM74HC138 3-to-8 Line Decoder
3-to-8 Line Decoder General Description The MM74HC138 decoder utilizes advanced silicon-gate CMOS technology and is well suited to memory address decoding or data routing applications. The circuit features
74F139 Dual 1-of-4 Decoder/Demultiplexer
74F139 Dual 1-of-4 Decoder/Demultiplexer General Description The F139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing
DM74LS05 Hex Inverters with Open-Collector Outputs
DM74LS05 Hex Inverters with Open-Collector Outputs General Description This device contains six independent gates each of which performs the logic INVERT function. The open-collector outputs require external
74F30 8-Input NAND Gate
8-Input NAND Gate General Description This device contains a single gate, which performs the logic NAND function. April 1988 Revised October 2000 74F30 8-Input NAND Gate Ordering Code: Order Number Package
CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders
CD4514BC CD4515BC 4-Bit Latched/4-to-16 Line Decoders General Description The CD4514BC and CD4515BC are 4-to-16 line decoders with latched inputs implemented with complementary MOS (CMOS) circuits constructed
MM74HC74A Dual D-Type Flip-Flop with Preset and Clear
MM74HC74A Dual D-Type Flip-Flop with Preset and Clear General Description The MM74HC74A utilizes advanced silicon-gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part.
5 V 64K X 16 CMOS SRAM
September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address
3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
74F175 Quad D-Type Flip-Flop
Quad D-Type Flip-Flop General Description The 74F175 is a high-speed quad D-type flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information
TC74HC373AP,TC74HC373AF,TC74HC373AFW
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC373AP/AF/AFW TC74HC373AP,TC74HC373AF,TC74HC373AFW Octal D-Type Latch with 3-State Output The TC74HC373A is a high speed CMOS OCTAL LATCH
74F537 1-of-10 Decoder with 3-STATE Outputs
1-of-10 Decoder with 3-STATE Outputs General Description The 74F537 is one-of-ten decoder/demultiplexer with four active HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines
74F153 Dual 4-Input Multiplexer
74F153 Dual 4-Input Multiplexer General Description The F153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of
CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop
Hex D-Type Flip-Flop Quad D-Type Flip-Flop General Description The CD40174BC consists of six positive-edge triggered D- type flip-flops; the true outputs from each flip-flop are externally available. The
MM74HC08 Quad 2-Input AND Gate
Quad 2-Input AND Gate General Description The MM74HC08 AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
74VHC138 3-to-8 Decoder/Demultiplexer
74HC138 3-to-8 Decoder/Demultiplexer General Description The HC138 is an advanced high speed CMOS 3-to-8 decoder/demultiplexer fabricated with silicon gate CMOS technology. It achieves the high speed operation
MM54HC08 MM74HC08 Quad 2-Input AND Gate
MM54HC08 MM74HC08 Quad 2-Input AND Gate General Description These AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)
Quad Latch General Description These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at
MM74HC175 Quad D-Type Flip-Flop With Clear
Quad D-Type Flip-Flop With Clear General Description The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity
DM7404 Hex Inverting Gates
DM7404 Hex Inverting Gates General Description This device contains six independent gates each of which performs the logic INVERT function. Ordering Code: August 1986 Revised February 2000 DM7404 Hex Inverting
DM74LS08 Quad 2-Input AND Gates
DM74LS08 Quad 2-Input AND Gates General Description This device contains four independent gates each of which performs the logic AND function. Ordering Code: August 1986 Revised March 2000 Order Number
CD4528BC Dual Monostable Multivibrator
Dual Monostable Multivibrator General Description The CD4528BC is a dual monostable multivibrator. Each device is retriggerable and resettable. Triggering can occur from either the rising or falling edge
TC74HC74AP,TC74HC74AF,TC74HC74AFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC74AP/AF/AFN TC74HC74AP,TC74HC74AF,TC74HC74AFN Dual D-Type Flip Flop Preset and Clear The TC74HC74A is a high speed CMOS D FLIP FLOP fabricated
SN74LS157MEL LOW POWER SCHOTTKY
The LSTTL/MSI SN74LS157 is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs present the selected
MM74HC32 Quad 2-Input OR Gate
Quad 2-Input OR Gate General Description The MM74HC32 OR gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
74F174 Hex D-Type Flip-Flop with Master Reset
74F174 Hex D-Type Flip-Flop with Master Reset General Description The 74F174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information
CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate
Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate General Description The CD4071BC and CD4081BC quad gates are monolithic complementary MOS (CMOS) integrated circuits constructed
54AC32 Quad 2-Input OR Gate
54AC32 Quad 2-Input OR Gate General Description The AC/ ACT32 contains four, 2-input OR gates. Features n I CC reduced by 50% on 54AC/74AC only Logic Symbol IEEE/IEC n Outputs source/sink 24 ma n ACT32
74F109 Dual JK Positive Edge-Triggered Flip-Flop
Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise
MM74HC373 3-STATE Octal D-Type Latch
3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption
HIGH SPEED TRANSISTOR OPTOCOUPLERS
DESCRIPTION The HCPL05XX, and HCPL04XX optocouplers consist of an AlGaAs LED optically coupled to a high speed photodetector transistor housed in a compact pin small outline package. A separate connection
74VHC139 Dual 2-to-4 Decoder/Demultiplexer
74HC139 Dual 2-to-4 Decoder/Demultiplexer General Description Ordering Code: November 1992 Revised April 1999 The HC139 is an advanced high speed CMOS Dual 2-to- 4 Decoder/Demultiplexer fabricated with
74VHC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The HC00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. CD4020BC CD4040BC CD4060BC 14-Stage Ripple Carry Binary Counters 12-Stage
SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS
10-LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS The SN54/ 74LS147 and the SN54/ 74LS148 are Priority Encoders. They provide priority decoding of the inputs to eure that only the highest order
MM74HC00 Quad 2-Input NAND Gate
MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption
MM54C14 MM74C14 Hex Schmitt Trigger
MM54C14 MM74C14 Hex Schmitt Trigger General Description The MM54C14 MM74C14 Hex Schmitt Trigger is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement
MM74HC244 Octal 3-STATE Buffer
MM74HC244 Octal 3-STATE Buffer General Description The MM74HC244 is a non-inverting buffer and has two active low enables (1G and 2G); each enable independently controls 4 buffers. This device does not
54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs
54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs General Description The AC/ ACT258 is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected
MM82C19 16-Line to 1-Line Multiplexer
16-Line to 1-Line Multiplexer General Description The multiplex 16 digital lines to 1 output. A 4-bit address code determines the particular 1-of-16 inputs which is routed to the output. The data is inverted
MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer
September 1983 Revised February 1999 MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer General Description The MM74HC540 and MM74HC541 3-STATE buffers utilize advanced silicon-gate
Schmitt Trigger Inputs Outputs Source/Sink 24 ma ACT132 Has TTL Compatible Inputs. ORDERING INFORMATION
The MC74AC/74ACT132 contains four 2 input NAND gates which are capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, they have greater noise
DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs
DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs General Description The LS47 accepts four lines of BCD (8421) input data generates their complements internally and decodes
Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT
The MC74AC138/74ACT138 is a high speed 1 of 8 decoder/demultiplexer. This device is ideally suited for high speed bipolar memory chip select address decoding. The multiple input enables allow parallel
DM74LS02 Quad 2-Input NOR Gate
Quad 2-Input NOR Gate General Description This device contains four independent gates each of which performs the logic NOR function. Ordering Code: May 1986 Revised March 2000 Order Number Package Number
SN74LS85MEL LOW POWER SCHOTTKY
The SN74LS85 is a 4-Bit Magnitude Camparator which compares two 4-bit words (A, B), each word having four Parallel Inputs (A0 A3, B0 B3); A3, B3 being the most significant inputs. Operation is not restricted
TC4013BP,TC4013BF,TC4013BFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4013BP,TC4013BF,TC4013BFN TC4013B Dual D-Type Flip Flop TC4013B contains two independent circuits of D type flip-flop. The input level applied
SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY
Quad 2 Input Multiplexer The LSTTL/ MSI is a high speed Quad 2-Input Multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four buffered outputs
SN54HC682, SN74HC682 8-BIT MAGNITUDE COMPARATORS
SCLS0C MARCH 9 REVISED MAY 99 Compare Two -Bit Words 00-kΩ Pullup Resistors Are on the Q Inputs Package Options Include Plastic Small-Outline (DW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),
Excellent Integrated System Limited
Excellent Integrated System Limited Stocking Distributor Click to view price, real time Inventory, Delivery & Lifecycle Information: Fairchild Semiconductor PC For any questions, you can email us directly:
MM54C221 MM74C221 Dual Monostable Multivibrator
MM54C221 MM74C221 Dual Monostable Multivibrator General Description The MM54C221 MM74C221 dual monostable multivibrator is a monolithic complementary MOS integrated circuit Each multivibrator features
74F539 Dual 1-of-4 Decoder with 3-STATE Outputs
74F539 Dual 1-of-4 Decoder with 3-STATE Outputs General Description The 74F539 contai two independent decoders. Each accepts two Address (A 0, A 1 ) input signals and decodes them to select one of four
MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop
February 1990 Revised May 1999 MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT573 octal D-type latches and MM74HCT574 octal D-type flip-flop advanced
TC74HC7292AP,TC74HC7292AF
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74HC7292AP,TC74HC7292AF Programmable Divider/Timer The TC74HC7292A is a high speed CMOS PROGRAMMABLE DIVIDER/TIMER fabricated with silicon gate
54AC174/54ACT174 Hex D Flip-Flop with Master Reset
54AC174/54ACT174 Hex D Flip-Flop with Master Reset General Description The AC/ ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information
74VHC00 74VHCT00 Quad 2-Input NAND Gate
74HC00 74HCT00 Quad 2-Input NAND Gate General Description The HC HCT00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology It achieves the high-speed operation
74F379 Quad Parallel Register with Enable
74F379 Quad Parallel Register with Enable General Description The 74F379 is a 4-bit register with buffered common Enable. This device is similar to the 74F175 but features the common Enable rather than
3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
Features. Y Wide supply voltage range 3 0V to 15V. Y Guaranteed noise margin 1 0V. Y High noise immunity 0 45 VCC (typ )
MM70C95 MM80C95 MM70C97 MM80C97 TRI-STATE Hex Buffers MM70C96 MM80C96 MM70C98 MM80C98 TRI-STATE Hex Inverters General Description These gates are monolithic complementary MOS (CMOS) integrated circuits
TC74VHCT573AF,TC74VHCT573AFW,TC74VHCT573AFT
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74HCT573AF/AFW/AFT TC74HCT573AF,TC74HCT573AFW,TC74HCT573AFT Octal -Type Latch with 3-State Output The TC74HCT573A is an advanced high speed CMOS
MM74C93 4-Bit Binary Counter
MM74C93 4-Bit Binary Counter General Description The MM74C93 binary counter and complementary MOS (CMOS) integrated circuits cotructed with N- and P- channel enhancement mode traistors. The 4-bit binary
5.0 V 256 K 16 CMOS SRAM
February 2006 5.0 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C4098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed - 10/12/15/20
INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels
DM74LS138, DM74LS139 Decoders/Demultiplexers
DM74LS138, DM74LS139 Decoders/Demultiplexers General Description Connection Diagrams March 1998 These Schottky-clamped circuits are designed to be used in high-performance memory-decoding or data-routing