8-BIT RIPPLE COUNTER SY10E137 SY100E137 DESCRIPTION FEATURES PIN NAMES
|
|
|
- Piers Marshall
- 6 years ago
- Views:
Transcription
1 8-BIT IPPLE COUNTE FEATUES ESCIPTION 1.8GHz min. count frequency Extended 100E VEE range of 4.2V to 5.5V Synchronous and asynchronous enable pins ifferential clock input and data output pins output for single-ended use Asynchronous Master eset Internal 75KΩ input pull-down resistors Available in 28-pin PLCC packge PIN NAMES Pin Function, ifferential Clock Inputs 0 7, 0 7 ifferential Outputs Asynchronous Enable Input EN1, EN2 Synchronous Enable Inputs M Asynchronous Master eset Switching eference Output VCC to Output The SY10/100E137 are very high speed binary ripple counters. The two least significant bits were designed with very fast edge rates, while the more significant bits maintain standard ECLinPS output edge rates. This allows the counters to operate at very high frequencies, while maintaining a moderate power dissipation level. The devices are ideally suited for multiple frequency clock generation, as well as for counters in highperformance ATE time measurement boards. Both asynchronous and synchronous enables are available to maximize the device's flexibility for various applications. The asynchronous enable input,, when asserted, enables the counter while overriding any synchronous enable signals. The E137 features XO'ed enable inputs, EN1 and EN2, which are synchronous to the input. When only one synchronous enable is asserted, the counter becomes disabled on the next transition. All outputs remain in the previous state poised for the other synchronous enable or to be asserted in order to re-enable the counter. Asserting both synchronous enables causes the counter to become enabled on the next transition of the. EN1 (or EN2) and edges are coincident. Sufficient delay has been inserted in the path (to compensate for the XO gate delay and the internal -flip-flop set-up time) to ensure that the synchronous enable signal is clocked correctly; hence, the counter is disabled. The E137 can also be driven single-endedly utilizing the output supply as the voltage reference for the input signal. If a single-ended signal is to be used, the pin should be connected to the input and bypassed to ground via a 0.01µF capacitor. can only source/sink 0.5mA; therefore, it should be used as a switching reference for the E137 only. All input pins left open will be pulled LOW via an input pull-down resistor. Therefore, do not leave the differential inputs open. oing so causes the current source transistor of the input clock gate to become saturated, thus upsetting the internal bias regulators and jeopardizing the stability of the device. The asynchronous Master eset resets the counter to an all zero state upon assertion. 1 ev.: E Amendment: /0 Issue ate: March 2006
2 PACKAGE/OEING INFOMATION Ordering Information (1) EN Package Operating Package Lead Part Number Type ange Marking Finish JC J28-1 Commercial JC Sn-Pb JCT (2) J28-1 Commercial JC Sn-Pb EN2 VEE PLCC TOP VIEW J VCC JC J28-1 Commercial JC Sn-Pb JCT (2) J28-1 Commercial JC Sn-Pb JZ (3) J28-1 Commercial JZ with Matte-Sn M JZT (2, 3) J28-1 Commercial JZ with Matte-Sn JZ (3) J28-1 Commercial JZ with Matte-Sn 28-Pin PLCC (J28-1) JZT (2, 3) J28-1 Commercial JZ with Matte-Sn Notes: 1. Contact factory for die availability. ice are guaranteed at T A = 25 C, C Electricals only. 2. Tape and eel. 3. Pb-Free package is recommended for new designs. 2
3 BLOCK IAGAM EN1 EN M SEUENTIAL TUTH TABLE (1) Function EN1 EN2 M eset X X X H X L L L L L L L L Count L L L L Z L L L L L L L H L L L L Z L L L L L L H L L L L L Z L L L L L L H H Stop H L L L Z L L L L L L H H H L L L Z L L L L L L H H Async. Start H L H L Z L L L L L H L L H L H L Z L L L L L H L H L L H L Z L L L L L H H L Count L L L L Z L L L L L H H H L L L L Z L L L L H L L L L L L L Z L L L L H L L H Stop L H L L Z L L L L H L L H L H L L Z L L L L H L L H Sync. Start H H L L Z L L L L H L H L H H L L Z L L L L H L H H H H L L Z L L L L H H L L Stop H L L L Z L L L L H H L L H L L L Z L L L L H H L L Count L L L L Z L L L L H H L H L L L L Z L L L L H H H L L L L L Z L L L L H H H H eset X X X H X L L L L L L L L Note: 1. Z = LOW-to-HIGH transition 3
4 C ELECTICAL CHAACTEISTICS VEE = VEE (Min.) to VEE (Max.); VCC = = GN TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition Output eference V Voltage 10E E IIH Input HIGH Current µa IEE Power Supply ma Current 10E E AC ELECTICAL CHAACTEISTICS VEE = VEE (Min.) to VEE (Max.); VCC = = GN TA = 0 C TA = +25 C TA = +85 C Symbol Parameter Min. Typ. Max. Min. Typ. Max. Min. Typ. Max. Unit Condition fcount Max. Count Frequency MHz tp Propagation elay to Output ps to to to to to to to to to M to ts Set-up Time (EN1, EN2) ps th Hold Time (EN1, EN2) ps t eset ecovery Time ps M, tpw Minimum Pulse Width ps, M, VPP Minimum Input Swing () V 1 VCM Com. Mode ange () V tr ise/fall Time, 20% to 80% ps tf 0, Note: 1. Minimum input swing for which AC parameters are guaranteed. Full C ECL output swings will be generated with only 50mV input swings. 4
5 28-PIN PLCC (J28-1) ev. 03 MICEL, INC FOTUNE IVE SAN JOSE, CA USA TEL + 1 (408) FAX + 1 (408) WEB The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser s use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser s own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale Micrel, Incorporated. 5
8-BIT SYNCHRONOUS BINARY UP COUNTER
8-BIT SYNCHRONOUS BINARY UP COUNTER FEATURES DESCRIPTION 700MHz min. count frequency Extended 100E VEE range of 4.2V to.v 1000ps to Q, Internal, gated feedback 8 bits wide Fully synchronous counting and
UNIVERSAL DEMULTIPLEXER/ DECODER
UNIVERSAL DEULTIPLEXER/ DECODER FEATURES DESCRIPTION ax. propagation delay of 1200ps IEE min. of 92mA Industry standard 100K ECL levels Extended supply voltage option: VEE = 4.2V to 5.5V Voltage and temperature
SY10/100EL11V. General Description. Precision Edge. Features. Pin Names. 5V/3.3V 1:2 Differential Fanout Buffer. Revision 10.0
SY10/100EL11 5/3.3 1:2 Differential Fanout Buffer Revision 10.0 General Description The SY10/100EL11 are 1:2 differential fanout gates. These devices are functionally similar to the E111A/L devices, with
Features MIC4468 V S GND. Micrel, Inc Fortune Drive San Jose, CA USA tel + 1 (408) fax + 1 (408)
MIC// Quad.-Peak Low-Side MOSFET Driver Bipolar/CMOS/DMOS General Description The MIC// family of -output CMOS buffer/drivers is an expansion from the earlier single- and dual-output drivers, to which
74LV393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS Supersedes data of 1997 Mar 04 IC24 Data Handbook 1997 Jun 10 FEATURES Optimized for Low Voltage applications: 1.0 to.6v Accepts TTL input levels between V CC = 2.7V and V CC =.6V Typical
DM74LS90/DM74LS93 Decade and Binary Counters
DM74LS90/DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage
MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter
4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel
74F161A 74F163A Synchronous Presettable Binary Counter
74F161A 74F163A Synchronous Presettable Binary Counter General Description Ordering Code: The F161A and F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for
MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10138L AWLYYWW
The MC101 is a four bit counter capable of divide by two, five, or ten functions. It is composed of four set reset master slave flip flops. Clock inputs trigger on the positive going edge of the clock
onlinecomponents.com
54AC299 54ACT299 8-Input Universal Shift/Storage Register with Common Parallel I/O Pins General Description The AC/ ACT299 is an 8-bit universal shift/storage register with TRI-STATE outputs. Four modes
74F194 4-Bit Bidirectional Universal Shift Register
74F194 4-Bit Bidirectional Universal Shift Register General Description The 74F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed, multifunctional, sequential building block,
CD4024BC 7-Stage Ripple Carry Binary Counter
CD4024BC 7-Stage Ripple Carry Binary Counter General Description The CD4024BC is a 7-stage ripple-carry binary counter. Buffered outputs are externally available from stages 1 through 7. The counter is
CONDITIONS T amb = 25 C; GND = 0V. C L = 50pF; V CC = 5V 4.4 ns. Outputs disabled; V O = 0V or V CC
9-bit -type flip-flop with reset and enable FEATUES High speed parallel registers with positive edge-triggered -type flip-flops Ideal where high speed, light loading, or increased fan-in are required with
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DS0026 Dual High-Speed MOS Driver General Description DS0026 is a low cost
INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook
INTEGRATED CIRCUITS 1998 Jun 23 IC24 Data Handbook FEATURES Optimized for Low Voltage applications: 1.0 to 5.5V Accepts TTL input levels between V CC = 2.7V and V CC = 3.6V Typical V OLP (output ground
8-bit binary counter with output register; 3-state
Rev. 01 30 March 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low power Schottky TTL (LSTTL). It
Synchronous 4 Bit Counters; Binary, Direct Reset
Synchronous 4 Bit Counters; Binary, Direct Reset This synchronous, presettable counter features an internal carry look-ahead for application in high-speed counting designs. Synchronous operation is provided
DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs General Description This device contains two independent positive pulse triggered J-K flip-flops with complementary outputs.
DS0026 Dual High-Speed MOS Driver
Dual High-Speed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
MARKING DIAGRAMS DIP PIN ASSIGNMENT ORDERING INFORMATION FUNCTION TABLE CDIP 16 L SUFFIX CASE 620 MC10136L AWLYYWW
The MC16 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 1 MHz. The flexibility of this device allows the designer to use one basic counter
DM7490A Decade and Binary Counter
Decade and Binary Counter General Description The DM7490A monolithic counter contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter
MM74C93 4-Bit Binary Counter
MM74C93 4-Bit Binary Counter General Description The MM74C93 binary counter and complementary MOS (CMOS) integrated circuits cotructed with N- and P- channel enhancement mode traistors. The 4-bit binary
54AC174/54ACT174 Hex D Flip-Flop with Master Reset
54AC174/54ACT174 Hex D Flip-Flop with Master Reset General Description The AC/ ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information
SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
FEATURES Six fixed voltage regulators Three microprocessor-controlled regulators Two V P -state controlled regulators One fixed voltage regulator (can operate during load dump or thermal shutdown) V P1
74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting
Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance
5 V 64K X 16 CMOS SRAM
September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address
DATA SHEET. TDA3601Q TDA3601AQ Multiple output voltage regulators INTEGRATED CIRCUITS Dec 13
INTEGRATED CIRCUITS DATA SHEET Supersedes data of September 1994 File under Integrated Circuits, IC01 1995 Dec 13 FEATURES Six fixed voltage regulators Three microprocessor-controlled regulators Two V
74F174 Hex D-Type Flip-Flop with Master Reset
74F174 Hex D-Type Flip-Flop with Master Reset General Description The 74F174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information
MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear
MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of
Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L
CD40160BM CD40160BC Decade Counter with Asynchronous Clear CD40161BM CD40161BC Binary Counter with Asynchronous Clear CD40162BM CD40162BC Decade Counter with Synchronous Clear CD40163BM CD40163BC Binary
54LS160A DM74LS160A 54LS162A DM74LS162A Synchronous Presettable BCD Decade Counters
54LS160A DM74LS160A 54LS162A DM74LS162A Synchronous Presettable BCD Decade Counters General Description The LS160 and LS162 are high speed synchronous decade counters operating in the BCD (8421) sequence
74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs
April 1988 Revised October 2000 74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs General Description The 74F579 is a fully synchronous 8-stage up/down counter with multiplexed 3-STATE I/O
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic
MC100LVE VНECL 16:1 Multiplexer
3.3VНECL 16:1 Multiplexer The is a 16:1 multiplexer with a differential output. The select inputs (SEL0, 1, 2, 3 ) control which one of the sixteen data inputs (A0 A15) is propragated to the output. The
74F175 Quad D-Type Flip-Flop
Quad D-Type Flip-Flop General Description The 74F175 is a high-speed quad D-type flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information
74F193 Up/Down Binary Counter with Separate Up/Down Clocks
April 1988 Revised September 2000 Up/Down Binary Counter with Separate Up/Down Clocks General Description The is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and
Package Type. IXDD614PI 8-Pin DIP Tube 50 OUT 8-Lead Power SOIC with Exposed Metal Back Tube 100
IXD_64 4-Ampere Low-Side Ultrafast MOSFET Drivers Features 4A Peak Source/Sink Drive Current Wide Operating Voltage Range: 4.V to V - C to +2 C Extended Operating Temperature Range Logic Input Withstands
3.3 V 64K X 16 CMOS SRAM
September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High
MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear
September 1983 Revised February 1999 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163
HIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset
74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset General Description The LVQ174 is a high-speed hex D-type flip-flop. The device is used primarily as a 6-bit edge-triggered storage register.
3.3 V 256 K 16 CMOS SRAM
August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed
INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger 1997 Apr 07 IC24 Data Handbook FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for Low Voltage applications: 1.0 to 3.6V
74ACT Bit D-Type Flip-Flop with 3-STATE Outputs
74ACT18823 18-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The ACT18823 contains eighteen non-inverting D-type flipflops with 3-STATE outputs and is intended for bus oriented applications.
74F393 Dual 4-bit binary ripple counter
INTEGRATED CIRCUITS 1988 Nov 01 IC15 Data Handbook FEATURES Two 4-bit binary counters Two Master Resets to clear each 4-bit counter individually PIN CONFIGURATION CPa 1 MRa 2 14 13 V CC CPb DESCRIPTION
CD74HC93, CD74HCT93. High Speed CMOS Logic 4-Bit Binary Ripple Counter. Description. Features. Pinout. Ordering Information
Data sheet acquired from Harris Semiconductor SCHS138 August 1997 CD74HC93, CD74HCT93 High Speed CMOS Logic 4-Bit Binary Ripple Counter [ /Title (CD74 HC93, CD74 HCT93 ) /Subject High peed MOS ogic -Bit
DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω Supersedes data of 2004 Jun 02 2004 Jun 24 FEATURES Built-in bias resistors
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
TC4013BP,TC4013BF,TC4013BFN
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC4013BP,TC4013BF,TC4013BFN TC4013B Dual D-Type Flip Flop TC4013B contains two independent circuits of D type flip-flop. The input level applied
74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance
MM74C73 Dual J-K Flip-Flops with Clear and Preset
MM74C73 Dual J-K Flip-Flops with Clear and Preset General Description The MM74C73 dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits cotructed with N- and P-channel enhancement
74F269 8-Bit Bidirectional Binary Counter
74F269 8-Bit Bidirectional Binary Counter General Description The 74F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy
MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620
The MC06 contains six high speed, master slave type D flip flops. Clocking is common to all six flip flops. Data is entered into the master when the clock is low. Master to slave data transfer takes place
5-V Low Drop Fixed Voltage Regulator TLE
5-V Low Drop Fixed Voltage Regulator TLE 427-2 Features Output voltage tolerance ±2% 65 ma output current capability Low-drop voltage Reset functionality Adjustable reset time Suitable for use in automotive
UNISONIC TECHNOLOGIES CO., LTD U74HC164
UNISONIC TECHNOLOGIES CO., LTD 8-BIT SERIAL-IN AND PARALLEL-OUT SHIFT REGISTER DIP-14 DESCRIPTION The is an 8-bit edge-triggered shift registers with serial input and parallel output. A LOW-to-HIGH transition
CD4013BC Dual D-Type Flip-Flop
Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each
NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A
BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks
74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS
INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of 1996 Feb IC24 ata Handbook 1997 Mar 20 FEATURES Wide operating voltage: 1.0 to 5.5 Optimized for Low oltage
74F109 Dual JK Positive Edge-Triggered Flip-Flop
Dual JK Positive Edge-Triggered Flip-Flop General Description The F109 consists of two high-speed, completely independent transition clocked JK flip-flops. The clocking operation is independent of rise
HD74AC166/HD74ACT166
HD74AC166/HD74ACT166 8-bit Shift Register Description The HD74AC166/HD74ACT166 is an 8-bit, serial or parallel-in, serial-out shift register using edge triggered D-type flip-flops. Serial and parallel
DM74LS90 DM74LS93 Decade and Binary Counters
DM74LS90 DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage
74FR74 74FR1074 Dual D-Type Flip-Flop
74FR74 74FR1074 Dual D-Type Flip-Flop General Description The 74FR74 and 74FR1074 are dual D-type flip-flops with true and complement (Q/Q) outputs. On the 74FR74, data at the D inputs is traferred to
INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 May 15 IC24 Data Handbook 1998 Jun 23 FEATURES Wide operating voltage: 1.0 to 5.5V Optimized for low voltage applications: 1.0V to 3.6V Accepts TTL input levels
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. CD4020BC CD4040BC CD4060BC 14-Stage Ripple Carry Binary Counters 12-Stage
74ACT825 8-Bit D-Type Flip-Flop
8-Bit D-Type Flip-Flop General Description The ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming
5-V Low Drop Voltage Regulator TLE 4290
5-V Low Drop Voltage Regulator TLE 429 Features Output voltage 5 V ± 2% Very low current consumption 45 ma current capability Power Good Feature Very low-drop voltage Short-circuit-proof Reverse polarity
MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register
MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register General Description This 4-bit high speed bidirectional shift register utilizes advanced silicon-gate CMOS technology to achieve the low
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs
DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary
74AC169 4-Stage Synchronous Bidirectional Counter
74AC169 4-Stage Synchronous Bidirectional Counter General Description The AC169 is fully synchronous 4-stage up/down counter. The AC169 is a modulo-16 binary counter. It features a preset capability for
DM5490 DM7490A DM7493A Decade and Binary Counters
DM5490 DM7490A DM7493A Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and
CM1117F 1A LOW DROPOUT VOLTAGE REGULATOR
GENERAL DESCRIPTION FEATURES The series of adjustable and fixed voltage regulators are designed to provide 1A for applications requiring high efficiency. All internal circuitry is designed to operated
MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT CLOCKED TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620
The MC10176 contains six high-speed, master slave type D flip-flops. Clocking is common to all six flip-flops. Data is entered into the master when the clock is low. Master to slave data transfer takes
Dual Low Dropout Voltage Regulator
Dual Low Dropout Voltage Regulator TLE 4473 GV55-2 Features Stand-by output 190 ma; 5 V ± 2% Main output: 300 ma, 5 V tracked to the stand-by output Low quiescent current consumption Disable function separately
MC10E171, MC100E171. 5VНECL 3-Bit 4:1 Multiplexer
5VНECL 3-Bit 4:1 Multiplexer Description The MC10E/100E171 contains three 4:1 multiplexers with differential outputs. Separate Select controls are provided for the leading pairs (see logic symbol). The
DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear
DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear General Description The DM74ALS109A is a dual edge-triggered flip-flop. Each flip-flop has individual J, K, clock, clear and
Low Power Quint Exclusive OR/NOR Gate
100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-or/nor gate. The Function output is the wire-or of all five exclusive-or outputs. All inputs have
MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop
3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity
74F379 Quad Parallel Register with Enable
74F379 Quad Parallel Register with Enable General Description The 74F379 is a 4-bit register with buffered common Enable. This device is similar to the 74F175 but features the common Enable rather than
Low Drop Voltage Regulator TLE 4295
Low Drop Voltage Regulator TLE 4295 Features Four versions: 2.6 V, 3.0 V, 3.3 V, 5.0 V tolerance ±4% Very low drop voltage Output current: 30 ma Power fail output Low quiescent current consumption Wide
UNISONIC TECHNOLOGIES CO., LTD
UNISONIC TECHNOLOGIES CO., LTD 3-TERMINAL 1A POSITIVE VOLTAGE REGULATOR DESCRIPTION The UTC LM78XX family is monolithic fixed voltage regulator integrated circuit. They are suitable for applications that
NLSV2T Bit Dual-Supply Inverting Level Translator
2-Bit Dual-Supply Inverting Level Translator The NLSV2T240 is a 2 bit configurable dual supply voltage level translator. The input A n and output B n ports are designed to track two different power supply
74HC393; 74HCT393. Dual 4-bit binary ripple counter
Rev. 03 6 September 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky
5-V Low Drop Fixed Voltage Regulator TLE 4299
5-V Low Drop Fixed Voltage Regulator TLE 4299 Features Output voltage 5 V ± 2% 150 ma Output current Extreme low current consumption typical 65 µa in ON state Inhibit function: Below 1 µa current consumption
MC10E131, MC100E131. 5VНECL 4-Bit D Flip-Flop
5VНECL 4-Bit Flip-Flop escription The MC10E/100E131 is a quad master-slave -type flip-flop with differential outputs. Each flip-flop may be clocked separately by holding Common Clock (C C ) LOW and using
MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter
February 1984 Revised February 1999 MM74HC4020 MM74HC4040 14-Stage Binary Counter 12-Stage Binary Counter General Description The MM74HC4020, MM74HC4040, are high speed binary ripple carry counters. These
MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter
MM74HC4020 MM74HC4040 14-Stage Binary Counter 12-Stage Binary Counter General Description The MM54HC4020/MM74HC4020, MM54HC4040/ MM74HC4040, are high speed binary ripple carry counters. These counters
DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs
August 1986 Revised March 2000 DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic AND function.
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset
CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-
LV5217GP. Specifications. Bi-CMOS IC 3ch LED Driver. Absolute Maximum Ratings at Ta = 25 C. Ordering number : ENA0833A.
Ordering number : ENA0833A LV5217GP Bi-CMOS IC 3ch LED Driver Overview This LV5217GP is 3-channel LED driver for cell phones. Each LED driver current can be adjusted by I2C bus. LV5217GP can perform various
MM74HC164 8-Bit Serial-in/Parallel-out Shift Register
8-Bit Serial-in/Parallel-out Shift Register General Description Ordering Code: September 1983 Revised February 1999 The MM74HC164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity
Insulated Gate Bipolar Transistor (IGBT)
BUK856-8A GENERAL DESCRIPTION QUICK REFERENCE DATA Fast-switching N-channel insulated SYMBOL PARAMETER MAX. UNIT gate bipolar power transistor in a plastic envelope. V CE Collector-emitter voltage 8 V
UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC
UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC 16-BIT CONSTANT CURRENT LED SINK DRIVER DESCRIPTION The UTC L16B45 is designed for LED displays. UTC L16B45 contains a serial buffer and data latches
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into
TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK
TOSHIBA CMOS igital Integrated Circuit Silicon Monolithic TC74VHC574F/FW/FT/FK TC74VHC574F,TC74VHC574FW,TC74VHC574FT,TC74VHC574FK Octal -Type Flip Flop with 3-State Output The TC74VHC574 is advanced high
74VHC393 Dual 4-Bit Binary Counter
Dual 4-Bit Binary Counter General Description March 1993 Revised March 1999 The HC393 is an advanced high speed CMOS 4-bit Binary Counter fabricated with silicon gate CMOS technology. It achieves the high
UNISONIC TECHNOLOGIES CO., LTD LM78XX
UNISONIC TECHNOLOGIES CO., LTD LM78XX 3-TERMINAL 1A POSITIVE VOLTAGE REGULATOR 1 TO-220 DESCRIPTION The UTC LM78XX family is monolithic fixed voltage regulator integrated circuit. They are suitable for
INTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specificatio The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS