Microcontrollers. Fast - Fourier - Transformation. þ additional file AP EXE available
|
|
- Mark Mosley
- 6 years ago
- Views:
Transcription
1 Microcontrollers Apote AP634 þ additional file AP634.EXE available ast - ourier - Transformation The ast ourier Transformation (T is an algorithm frequently used in various applications, like telecommunication, signal and image processing. It transforms the time domain into the frequency domain where the spectrum of amplitude and frequency can be analyzed. K. Westerholz / Siemens HL MCB AT Semiconductor Group 3.97, Rel.
2 Abstract... 3 T - Derivation of the algorithm Implementation low chart of 4-point real valued T... 5 lowchart of the Midloop... 6 Register Use and content... 3 AP634 Apote - Revision History Actual Revision : Rel. Previous Revison: ne Page of actual Rel. Page of prev. Rel. Subjects changes since last release Semiconductor Group of 3 AP
3 Abstract The ast ourier Transformation (T is an algorithm frequently used in various applications, like telecommunication, signal and image processing. It transforms the time domain into the frequency domain where the spectrum of amplitude and frequency can be analyzed. This application te describes an implementation of a real-valued 4 point decimation in time radix- T for the C66 microcontroller family. Assuming that the code is started out of the internal ROM via a 6-bit demultiplexed bus, an execution time of ms has been achieved for a C65 running at 5 MHz internal clock. The code comprises 88 bytes. This application te is based on an application te performed by pls (Programmierbare Logik Systeme, Hoyerswerda, Germany. T - Derivation of the algorithm Starting from the continuous time ourier Transformation, the discrete ourier Transformation can be derived as a function of sample points (: nk X( k = W x( n n= nk jπ/ nk k=,,...,- W e nk j nk = = π π cos sin This formula can be regarded as a matrix W nk multiplied by the input data vector x(n. This simple DT has the complexity. The coefficients of the matrix W nk will be deted in the following as twiddle factors. In order to derive the radix- T algorithm, we decompose the transformation into two partial transformations, one containing the input data with even indices, and the other with k k+( / k + k odd. Exploiting symmetries W = W and W = W of the twiddle factors a decomposition is achieved that only requires ( + multiplications. / nk k X( k = x( n W + W x( n+ W n= / k = Pk ( + W Qk ( / n= nk / / nk k Xk ( + / = x( nw W x( n+ W n= / k = Pk ( W Qk ( / n= nk / k (/- Semiconductor Group 3 of 3 AP
4 The number of multiplications can be further cut to ( log by repetitive employing this process to the partial transformations P(k and Q(k till they are completely decomposed into point DTs (Discrete ourier Transformations. The -point DT is commonly referred to as the butterfly operation. The butterfly requires two complex multiplications resulting in four real valued multiplications for computing the terms P(k and W k Q(k. Pn+ = P n + Q n W k n=stage Qn+ = P n - Q n W k since W k = e -j(π/k = cos(u - j sin(u and u = (π/k Re(P n Im(P n Re(Q n Im(Q n W k Re(P n+ Im(P n+ Re(Q n+ Im(Q n+ Having only real valued input data x(n, the computational effort of a point T can be reduced to a / point complex T. irstly, even indexed data hn ( = x( n and odd indexed data gn ( = x( n+ are separated. The index k is running from to -. h(n and g(n have the spectra H(k and G(k respectively. The spectrum X(k can be decomposed into the spectra H(k and G(k as follows: ourier Transformation πk πk xn ( Xk ( = Hk ( + j(cos jsin Gk ( In order to cut the above point transformation into an / point transformation a complex input vector y(n = h(n + jg(n is formed with the index n running from to /-. The real input values are formed by the even indexed input data h(n. The imaginary part is formed by the odd indexed input data g(n. Then y(n is transformed into the frequency domain resulting in a spectrum consisting of a superposition of the spectra H(k and G(k. yn ( = hn ( + jgn ( ourier Transformation Yk ( = Hk ( + jgk ( = Rk ( + jik ( ow the complex spectra H(k and G(k have to be extracted out of the complex spectrum Yk ( = Hk ( + jgk ( = Rk ( + jik (. By employing symmetry relations, the spectra H(k and G(k can be derived from the spectrum Y(n as follows: { Hk} = Im { Hk ( } Re ( Rk ( + R ( / k Ik ( + I ( / k { Gk} = Im { Gk ( } Re ( Ik ( I ( / k = Rk ( R ( / k = These spectra inserted into the equation for X(n deliver the full spectrum. Semiconductor Group 4 of 3 AP
5 In order to illuminate the T algorithm, the example given below shall demonstrate the computational process during an 8-point T. The input data consists of 8 complex numbers X,... X 7 which can also be perceived as 6 real numbers x(...x(5. Input Stage Stage Stage 3 Output X X X X 3 X 4 X 5 X 6 X 7 X( X( X( X(3 X(4 X(5 X(6 X(7 X(8 X(9 X( X( X( X(3 X(4 X(5 W W W W W W W W W W W W 3 X( X( X(8 X(9 X(4 X(5 X( X(3 X( X(3 X( X( X(6 X(7 X(4 X(5 X X 4 X X 6 X X 5 X 3 X 7 Semiconductor Group 5 of 3 AP
6 Corresponding to the above butterfly operation, the input data are connected with each other. Due to the nature of this operation the input data is sequentially ordered, while the output data is in bitreversed order. In each stage four (=/ butterflies are computed. The twiddle factor W in the st stage is always W 8 =. In the nd stage the upper half consists again of the butterflies from the previous stage. The second half of the butterflies are computed with twiddle factor W 8. In the third stage the twiddle factors of the previous stage appear again in the upper half and the lower half contains the factors W 8 and W 3 8. or an 8-point-T the twiddle factors W k = e -j(π/k = cos(x - j sin(x have the following values. Twiddle factor cos(x sin(x W 8 = e -j(π/4 ½ ½ W 8 = e -j(π/ W 3 8 = e -j(3π/4 -½ ½ W 4 8 = e -jπ = - - W 5 8 = e -j(5π/4 = - ½ ½ 6 = e -j(3π/ = - 7 = e -j(7π/4 = 3 -½ ½ Im(W 6 7 Re(W Because of the symmetry of the twiddle factor only the first four (W8,..., W8 3 must be computed. These four twiddle factors lead to degenerated butterflies. They can be used to precompute the butterflies in the first three stages of the T to reduce the number of multiplications. or the twiddle factors W, W, W and W 3 the butterfly computation can be simplified. or W k = W = we have cos(x = ; sin(x =. This results in a butterfly without any multiplications: Pn+ = [Re(Pn + Re(Qn + j [Im(Pn + Im(Qn] Qn+ = [Re(Pn - Re(Qn] + j [Im(Pn - Im(Qn] Semiconductor Group 6 of 3 AP
7 or W k = W = ½ ( - j we get cos(x = sin(x = ½. This results in a butterfly for the third stage where only two multiplications must be executed: Pn+ = [Re(Pn + Re(Qn cos(x + Im(Qn cos(x] + j [Im(Pn + Im(Qn cos(x - Re(Qn cos(x] Qn+ = [Re(Pn - Re(Qn cos(x - Im(Qn cos(x] + j [Im(Pn - Im(Qn cos(x + Re(Qn cos(x] or W k = W = -j we have cos(x = ; sin(x =. This results in a butterfly without any multiplications used in the second and third stage: Pn+ = [Re(Pn + Im(Qn] + j [Im(Pn - Re(Qn] Qn+ = [Re(Pn - Im(Qn] + j [Im(Pn + Re(Qn] or W k = W 3 = ½ (- - j we get -cos(x = sin(x = ½. This results in a butterfly for the third stage where only two multiplications must be executed: Pn+ = [Re(Pn + Re(Qn cos(x - Im(Qn cos(x] + j [Im(Pn + Im(Qn cos(x + Re(Qn cos(x] Qn+ = [Re(Pn - Re(Qn cos(x + Im(Qn cos(x] + j [Im(Pn - Im(Qn cos(x - Re(Qn cos(x] The output of the decimation in time T shows a bitreversed order that has to be ordered to calculate the final frequency spectrum. Supposing the input data has been in a sequential order, the indices of the output data can be easily computed by bit reversing the binary presentation of the input indices. The table below gives an example of the bit reversal for an 8 point T. Order of Input data Order of output data bitreversed index binary binary index Semiconductor Group 7 of 3 AP
8 3 Implementation or the implementation we assume real valued input data. Based on this assumption, a real valued 4 point T can be reduced to a 5 point complex T followed by an unweave phase in order to compute the 4 point spectrum. The 5 point complex T consists of log (5 = 9 stages and each stage calculates 5/ = 56 butterflies. The twiddle factors in the first three stages are the same as for the 8 point complex T. The input data is stored in the table T_I which consists of 4 6 bit words. Since we perform an in-place T, the input data field will be overwritten by the output data. However, the final output will be stored in the separate TOUT output field. or providing the trigomic functions, a table (T_DAT is stored encompassing the precomputed sinus and cosines values. Since cos(x = sin(x+π/4 the table consists of ¼ sinus period and ½ cosines period. Together they form a ¾ sinus period. To rearrange the bitreversed output of the complex T and to calculate the twiddle factor W k, a bitreversal table (T_BR has also been precomputed. The input data and the trigometric function table are represented by a 5 bit fixed-point fraction in two s complement. This means that the MSB of such a number represents the sign, followed by the 5 bits representing a fraction of one. s, b b b3 b4... b5 sig n examples: binary hex dez value A Since the addition of two numbers having the same sign might cause an overflow, numbers have to be divided by before adding them. This is done by an arithmetic shift right. When multiplying two 5-bit-numbers, te that the signs of both are multiplied too, and the result is stored in the 3-bit wide multiplication register. s 5 bit s 5 bit = ss 3 bit Therefore the result is equal to a scaled multiplication that means that it consists of the multiplication and a subsequent arithmetic shift right as a side effect. Because 3 bit precision is t required, only the first 6 bits contained in the MDH register are used for further calculations. Attached you will find a program flow chart. The first part of the program consists of a 5- point complex radix- T which is executed in nine stages. To avoid multiplications by Semiconductor Group 8 of 3 AP
9 means of the degenerated butterflies, 5 different Mid- and Inloops are implemented. The idea is to cut the amount of calculation needed by using the degenerated butterflies in all stages. This is very effective in the first three stages, but time savings decreases in the rear stages. Regarding the 5 complex point T, the number of twiddle factors amounts 5. However, due to the symmetry only the first 56 (..55 are used. In the program source the twiddle factors deted as W, W4, W8, W refer to the angles, 9, 45 and 35. Thus, corresponds to W, W8 to W4, W 8 to W8, and W 3 8 to W. Stage :Since in stage one all twiddle factors are W, all 56 butterflies are performed in Inloop_. Stage : Stage 3: Stage 4: 8 butterflies with W in Inloop_ 8 butterflies with W4 in Inloop_ 64 butterflies with W in Inloop_ 64 butterflies with W4 in Inloop_ 64 butterflies with W8 in Inloop_ 64 butterflies with W in Inloop_3 3 butterflies with W in Inloop_ 3 butterflies with W4 in Inloop_ 3 butterflies with W8 in Inloop_ 3 butterflies with W in Inloop_3 8 butterflies with Wk in Inloop The second part of the program unweaves the bitreversed output of the 5-point T to extract the 4 point real valued T. Optional, the final stage of the algorithm calculates an amplitude spectrum. On the last page you will find the register use during program execution. Assuming that the code is started out of the internal ROM, the input data is stored in the external RAM and accessed via a 6-bit demultiplexed bus without wait states (Syscon: ROME=, Buscon: MTTC=, MCTC =, BTYP = an execution time of ms for a real valued 4-point T is achieved for the C65 running at 5 Mhz internally. The code size amounts 88 bytes without data tables. The optional computation of the amplitude spectrum consumes additional ms. The execution time is independent from the input data. Changing the number of sample points _, the number of stages exp, and reducing the tables, the algorithm can be tailored for various resolutions. In the table below you will find execution times for different numbers of sample points. 64-Points 56- Points 4- Points SAB-C65 (5 MHz,56 ms,6 ms,4 ms SAB-C67CR (,7 ms 3,3 ms 3 ms MHz Semiconductor Group 9 of 3 AP
10 This figures demonstrate that the C66 architecture is even superior to some signal processors. This result is founded on a multiplication execution time of 4ns and the RISC like register file. Using a more complex radix-4 T algorithm combining two butterflies a further run time saving can be expected. Keeping the input and output tables in the internal RAM an additional speed up can be achieved for the 64 and 56 point T. If only parts of the spectrum have to be analyzed, a partial T can be performed [7] by omitting all calculations t contributing to the frequency window. Literature [] Application ote AP-75 "An Algorithm for MCS-96 Products including Supporting Routines and Examples", intel September 986 [] MS-C-Program [3] TMS3 High Performance 6/3-Bit Digital Signal Processor Product Description Texas Instruments 985 [4] Digital Signal Processing Applications with the TMS3 amily Texas Instruments 988 [5] TMS3C5 Digital Signal Processor Product Description Texas Instruments 986 [6] S.K. Mitra and J.. Kaiser, Handbook for Digital Signal Processing, John Wiley & Sons, 993 [7] Maurice Bellanger, Digital Processing of Signals, John Wiley & Sons, 989 Semiconductor Group of 3 AP
11 low chart of 4-point real valued T Start Outloop for the stages - 9 Midloop_ Inloop_: compute butterflies with twiddlefactor W all elements processed Midloop_ Inloop_: compute butterflies with twiddlefactor W4 all elements processed Midloop_ Inloop_: compute butterflies with twiddlefactor W8 Midloop_3 Inloop_3: compute butterflies with twiddlefactor W all elements processed Midloop Inloop: computation of remaining butterflies all elements processed ED_Midloop 9th stage executed unweave complex T to get the result of the real valued T bitreversal of T_I and generate butterflies Absolute value "Absolute" (calculate absolute values and write results to T_OUT calculate absolute values last element processed End Semiconductor Group of 3 AP
12 lowchart of the Midloop Midloop Init counter of Inloop set input pointers to index Determination of Twiddle-factor Inloop Read input values Re(P m, Im(P m, Re(Q m, Im(Q m from T_I Calculate Butterfly P m+ = PR + QRcos(X + QIsin(X + j [PI + QIcos(X - QRsin(X] Q m+ = PR - QRcos(X + QIsin(X + j [PI - QIcos(X - QRsin(X] Write output values Re(P m+, Im(P m+, Re(Q m+, Im(Q m+ to T_I increment index pointers decrement counter in_loop counter in_loop > increment counter mid_loop End Midloop counter mid_loop < 4 modify help counters decrement counter out_loop 9th stage executed? Semiconductor Group of 3 AP
13 Register Use and content Stage to 9: Stage Stage Stage3 Stage4 Stage5 Stage6 Stage7 Stage8 Stage9 ote R Outloop R counter R R3, *-...*...*...*...*...*...*...*...* Midloop R4 R5 pp pp pp pp pp pp pp pp pp pp_t_i R6 pq pq pq pq pq pq pq pq pq pq_t_i R7 B B cos[k] cos[k] cos[k] cos[k] cos[k] cos[k] cos[k] R8 B B B sin[k] sin[k] sin[k] sin[k] sin[k] sin[k] R9 B B B B B B B B B R B B B B B B B B B R B B B B B B B B B R B B B B B B B B B R , Inloop 3 R R 5 _I n = number of samples (4; B = butterfly; Twid = twiddle factor; pp= pointer onto element P n ; pq= pointer onto element Q n Stage and procedure Absolute : Stage Absolute Stage Absolute R Input (Low R8 cos[k] R Input a Input (High R9 Input c R Output R R3 temp temp R Input d R4 sin[k] temp R,,4,6,8,..., R5 Input b temp R3 R6 temp R4 T_OUT R7 temp temp R5 Semiconductor Group 3 of 3 AP
Fall 2011, EE123 Digital Signal Processing
Lecture 6 Miki Lustig, UCB September 11, 2012 Miki Lustig, UCB DFT and Sampling the DTFT X (e jω ) = e j4ω sin2 (5ω/2) sin 2 (ω/2) 5 x[n] 25 X(e jω ) 4 20 3 15 2 1 0 10 5 1 0 5 10 15 n 0 0 2 4 6 ω 5 reconstructed
More informationLABORATORY MANUAL MICROPROCESSOR AND MICROCONTROLLER
LABORATORY MANUAL S u b j e c t : MICROPROCESSOR AND MICROCONTROLLER TE (E lectr onics) ( S e m V ) 1 I n d e x Serial No T i tl e P a g e N o M i c r o p r o c e s s o r 8 0 8 5 1 8 Bit Addition by Direct
More informationELEG 305: Digital Signal Processing
ELEG 5: Digital Signal Processing Lecture 6: The Fast Fourier Transform; Radix Decimatation in Time Kenneth E. Barner Department of Electrical and Computer Engineering University of Delaware Fall 8 K.
More informationFrequency-domain representation of discrete-time signals
4 Frequency-domain representation of discrete-time signals So far we have been looing at signals as a function of time or an index in time. Just lie continuous-time signals, we can view a time signal as
More informationEE123 Digital Signal Processing
Announcements EE Digital Signal Processing otes posted HW due Friday SDR give away Today! Read Ch 9 $$$ give me your names Lecture based on slides by JM Kahn M Lustig, EECS UC Berkeley M Lustig, EECS UC
More informationDSP Algorithm Original PowerPoint slides prepared by S. K. Mitra
Chapter 11 DSP Algorithm Implementations 清大電機系林嘉文 cwlin@ee.nthu.edu.tw Original PowerPoint slides prepared by S. K. Mitra 03-5731152 11-1 Matrix Representation of Digital Consider Filter Structures This
More informationThe Fourier transform allows an arbitrary function to be represented in terms of simple sinusoids. The Fourier transform (FT) of a function f(t) is
1 Introduction Here is something I wrote many years ago while working on the design of anemometers for measuring shear stresses. Part of this work required modelling and compensating for the transfer function
More information! Circular Convolution. " Linear convolution with circular convolution. ! Discrete Fourier Transform. " Linear convolution through circular
Previously ESE 531: Digital Signal Processing Lec 22: April 18, 2017 Fast Fourier Transform (con t)! Circular Convolution " Linear convolution with circular convolution! Discrete Fourier Transform " Linear
More informationCMP 338: Third Class
CMP 338: Third Class HW 2 solution Conversion between bases The TINY processor Abstraction and separation of concerns Circuit design big picture Moore s law and chip fabrication cost Performance What does
More informationFourier analysis of discrete-time signals. (Lathi Chapt. 10 and these slides)
Fourier analysis of discrete-time signals (Lathi Chapt. 10 and these slides) Towards the discrete-time Fourier transform How we will get there? Periodic discrete-time signal representation by Discrete-time
More informationEDISP (NWL3) (English) Digital Signal Processing DFT Windowing, FFT. October 19, 2016
EDISP (NWL3) (English) Digital Signal Processing DFT Windowing, FFT October 19, 2016 DFT resolution 1 N-point DFT frequency sampled at θ k = 2πk N, so the resolution is f s/n If we want more, we use N
More informationDHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A
DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC2314- DIGITAL SIGNAL PROCESSING UNIT I INTRODUCTION PART A Classification of systems : Continuous and Discrete
More informationNumbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture
Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose
More informationThe Fourier Transform (and more )
The Fourier Transform (and more ) imrod Peleg ov. 5 Outline Introduce Fourier series and transforms Introduce Discrete Time Fourier Transforms, (DTFT) Introduce Discrete Fourier Transforms (DFT) Consider
More informationChapter 2: The Fourier Transform
EEE, EEE Part A : Digital Signal Processing Chapter Chapter : he Fourier ransform he Fourier ransform. Introduction he sampled Fourier transform of a periodic, discrete-time signal is nown as the discrete
More informationFundamentals of the DFT (fft) Algorithms
Fundamentals of the DFT (fft) Algorithms D. Sundararajan November 6, 9 Contents 1 The PM DIF DFT Algorithm 1.1 Half-wave symmetry of periodic waveforms.............. 1. The DFT definition and the half-wave
More informationE The Fast Fourier Transform
Fourier Transform Methods in Finance By Umberto Cherubini Giovanni Della Lunga Sabrina Mulinacci Pietro Rossi Copyright 2010 John Wiley & Sons Ltd E The Fast Fourier Transform E.1 DISCRETE FOURIER TRASFORM
More informationComplement Arithmetic
Complement Arithmetic Objectives In this lesson, you will learn: How additions and subtractions are performed using the complement representation, What is the Overflow condition, and How to perform arithmetic
More informationELEG 305: Digital Signal Processing
ELEG 305: Digital Signal Processing Lecture 18: Applications of FFT Algorithms & Linear Filtering DFT Computation; Implementation of Discrete Time Systems Kenneth E. Barner Department of Electrical and
More informationx (2) k even h n=(n) + (n+% x(6) X(3), x (5) 4 x(4)- x(), x (2), Decomposition of an N-point DFT into 2 N/2-point DFT's.
COMPUTATION OF DISCRETE FOURIER TRANSFORM - PART 2 1. Lecture 19-49 minutes k even n.o h n=(n) + (n+% x (2), x (2) x(4)- x(6) Decomposition of an N-point DFT into 2 N/2-point DFT's. X(3), x (5) 4 x(),
More informationChapter 4 Discrete Fourier Transform (DFT) And Signal Spectrum
Chapter 4 Discrete Fourier Transform (DFT) And Signal Spectrum CEN352, DR. Nassim Ammour, King Saud University 1 Fourier Transform History Born 21 March 1768 ( Auxerre ). Died 16 May 1830 ( Paris ) French
More information1. Calculation of the DFT
ELE E4810: Digital Signal Processing Topic 10: The Fast Fourier Transform 1. Calculation of the DFT. The Fast Fourier Transform algorithm 3. Short-Time Fourier Transform 1 1. Calculation of the DFT! Filter
More informationImplementation Of Digital Fir Filter Using Improved Table Look Up Scheme For Residue Number System
Implementation Of Digital Fir Filter Using Improved Table Look Up Scheme For Residue Number System G.Suresh, G.Indira Devi, P.Pavankumar Abstract The use of the improved table look up Residue Number System
More informationDISCRETE FOURIER TRANSFORM
DISCRETE FOURIER TRANSFORM 1. Introduction The sampled discrete-time fourier transform (DTFT) of a finite length, discrete-time signal is known as the discrete Fourier transform (DFT). The DFT contains
More informationLogic and Computer Design Fundamentals. Chapter 8 Sequencing and Control
Logic and Computer Design Fundamentals Chapter 8 Sequencing and Control Datapath and Control Datapath - performs data transfer and processing operations Control Unit - Determines enabling and sequencing
More informationThe Discrete Fourier transform
453.70 Linear Systems, S.M. Tan, The University of uckland 9- Chapter 9 The Discrete Fourier transform 9. DeÞnition When computing spectra on a computer it is not possible to carry out the integrals involved
More informationDFT & Fast Fourier Transform PART-A. 7. Calculate the number of multiplications needed in the calculation of DFT and FFT with 64 point sequence.
SHRI ANGALAMMAN COLLEGE OF ENGINEERING & TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR,TRICHY-621105. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING UNIT I DFT & Fast Fourier
More informationLecture 20: Discrete Fourier Transform and FFT
EE518 Digital Signal Processing University of Washington Autumn 2001 Dept of Electrical Engineering Lecture 20: Discrete Fourier Transform and FFT Dec 10, 2001 Prof: J Bilmes TA:
More informationComputer Architecture, IFE CS and T&CS, 4 th sem. Representation of Integer Numbers in Computer Systems
Representation of Integer Numbers in Computer Systems Positional Numbering System Additive Systems history but... Roman numerals Positional Systems: r system base (radix) A number value a - digit i digit
More informationVU Signal and Image Processing. Torsten Möller + Hrvoje Bogunović + Raphael Sahann
052600 VU Signal and Image Processing Torsten Möller + Hrvoje Bogunović + Raphael Sahann torsten.moeller@univie.ac.at hrvoje.bogunovic@meduniwien.ac.at raphael.sahann@univie.ac.at vda.cs.univie.ac.at/teaching/sip/17s/
More informationTest Pattern Generator for Built-in Self-Test using Spectral Methods
Test Pattern Generator for Built-in Self-Test using Spectral Methods Alok S. Doshi and Anand S. Mudlapur Auburn University 2 Dept. of Electrical and Computer Engineering, Auburn, AL, USA doshias,anand@auburn.edu
More informationModule 3. Convolution. Aim
Module Convolution Digital Signal Processing. Slide 4. Aim How to perform convolution in real-time systems efficiently? Is convolution in time domain equivalent to multiplication of the transformed sequence?
More informationRepresenting a Signal
The Fourier Series Representing a Signal The convolution method for finding the response of a system to an excitation takes advantage of the linearity and timeinvariance of the system and represents the
More informationLow-Power Twiddle Factor Unit for FFT Computation
Low-Power Twiddle Factor Unit for FFT Computation Teemu Pitkänen, Tero Partanen, and Jarmo Takala Tampere University of Technology, P.O. Box, FIN- Tampere, Finland {teemu.pitkanen, tero.partanen, jarmo.takala}@tut.fi
More informationIT DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING IT6502 - DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A 1. What is a continuous and discrete time signal? Continuous
More informationProject Two RISC Processor Implementation ECE 485
Project Two RISC Processor Implementation ECE 485 Chenqi Bao Peter Chinetti November 6, 2013 Instructor: Professor Borkar 1 Statement of Problem This project requires the design and test of a RISC processor
More informationDigital Signal Processing. Midterm 2 Solutions
EE 123 University of California, Berkeley Anant Sahai arch 15, 2007 Digital Signal Processing Instructions idterm 2 Solutions Total time allowed for the exam is 80 minutes Please write your name and SID
More informationDesign of Sequential Circuits
Design of Sequential Circuits Seven Steps: Construct a state diagram (showing contents of flip flop and inputs with next state) Assign letter variables to each flip flop and each input and output variable
More informationDiscrete Fourier Transform
Discrete Fourier Transform Virtually all practical signals have finite length (e.g., sensor data, audio records, digital images, stock values, etc). Rather than considering such signals to be zero-padded
More informationEEC 281 VLSI Digital Signal Processing Notes on the RRI-FFT
EEC 281 VLSI Digital Signal Processing Notes on the RRI-FFT Bevan Baas The attached description of the RRI-FFT is taken from a chapter describing the cached-fft algorithm and there are therefore occasional
More informationChapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
More informationVII. Discrete Fourier Transform (DFT) Chapter-8. A. Modulo Arithmetic. (n) N is n modulo N, n is an integer variable.
1 VII. Discrete Fourier Transform (DFT) Chapter-8 A. Modulo Arithmetic (n) N is n modulo N, n is an integer variable. (n) N = n m N 0 n m N N-1, pick m Ex. (k) 4 W N = e -j2π/n 2 Note that W N k = 0 but
More informationLogic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits
Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block
More informationHistory & Binary Representation
History & Binary Representation C. R. da Cunha 1 1 Instituto de Física, Universidade Federal do Rio Grande do Sul, RS 91501-970, Brazil. August 30, 2017 Abstract In this lesson we will review the history
More informationECE380 Digital Logic. Positional representation
ECE380 Digital Logic Number Representation and Arithmetic Circuits: Number Representation and Unsigned Addition Dr. D. J. Jackson Lecture 16-1 Positional representation First consider integers Begin with
More informationNumber Representations
Computer Arithmetic Algorithms Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University Number Representations Information Textbook Israel Koren, Computer Arithmetic
More information1 1.27z z 2. 1 z H 2
E481 Digital Signal Processing Exam Date: Thursday -1-1 16:15 18:45 Final Exam - Solutions Dan Ellis 1. (a) In this direct-form II second-order-section filter, the first stage has
More informationFrequency-Domain C/S of LTI Systems
Frequency-Domain C/S of LTI Systems x(n) LTI y(n) LTI: Linear Time-Invariant system h(n), the impulse response of an LTI systems describes the time domain c/s. H(ω), the frequency response describes the
More informationHST.582J / 6.555J / J Biomedical Signal and Image Processing Spring 2007
MIT OpenCourseare http://ocw.mit.edu HST.58J / 6.555J / 16.56J Biomedical Signal and Image Processing Spring 7 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.
More informationDiscrete Time Signals and Systems Time-frequency Analysis. Gloria Menegaz
Discrete Time Signals and Systems Time-frequency Analysis Gloria Menegaz Time-frequency Analysis Fourier transform (1D and 2D) Reference textbook: Discrete time signal processing, A.W. Oppenheim and R.W.
More informationWORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of
27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +
More informationTransforms and Orthogonal Bases
Orthogonal Bases Transforms and Orthogonal Bases We now turn back to linear algebra to understand transforms, which map signals between different domains Recall that signals can be interpreted as vectors
More informationEDISP (NWL2) (English) Digital Signal Processing Transform, FT, DFT. March 11, 2015
EDISP (NWL2) (English) Digital Signal Processing Transform, FT, DFT March 11, 2015 Transform concept We want to analyze the signal represent it as built of some building blocks (well known signals), possibly
More informationFundamentals of Digital Design
Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric
More informationWEEK10 Fast Fourier Transform (FFT) (Theory and Implementation)
WEEK10 Fast Fourier Transform (FFT) (Theory and Implementation) Learning Objectives DFT algorithm. Conversion of DFT to FFT algorithm. Implementation of the FFT algorithm. Chapter 19, Slide 2 DFT Algorithm
More informationPractical Considerations in Fixed-Point FIR Filter Implementations
1 15) Randy Yates 11 Sep 2010 s i g n a l p r oc e s s i n g s ys t e m s s http://www.digitalsignallabs.com Typeset using L A TEX 2ε 2 15) Contents 1 Introduction 3 1.1 Motivation.............................................................
More informationOn-Line Hardware Implementation for Complex Exponential and Logarithm
On-Line Hardware Implementation for Complex Exponential and Logarithm Ali SKAF, Jean-Michel MULLER * and Alain GUYOT Laboratoire TIMA / INPG - 46, Av. Félix Viallet, 3831 Grenoble Cedex * Laboratoire LIP
More informationhexadecimal-to-decimal conversion
OTHER NUMBER SYSTEMS: octal (digits 0 to 7) group three binary numbers together and represent as base 8 3564 10 = 110 111 101 100 2 = (6X8 3 ) + (7X8 2 ) + (5X8 1 ) + (4X8 0 ) = 6754 8 hexadecimal (digits
More information5.1 The Discrete Time Fourier Transform
32 33 5 The Discrete Time ourier Transform ourier (or frequency domain) analysis the last Complete the introduction and the development of the methods of ourier analysis Learn frequency-domain methods
More informationPS403 - Digital Signal processing
PS403 - Digital Signal processing III. DSP - Digital Fourier Series and Transforms Key Text: Digital Signal Processing with Computer Applications (2 nd Ed.) Paul A Lynn and Wolfgang Fuerst, (Publisher:
More information5 8 LED MAX6950/MAX6951 MAX6950/MAX6951 SPI TM QSPI TM MICROWIRE TM 7 LED LED 2.7V MAX LED MAX LED 16 (0-9 A-F) RAM 16 7 LED LED
19-2227; Rev 1; 12/01 +2.7V SPI TM QSPI TM MICROWIRE TM 7 2.7V MAX6950 5 7 40 MAX6951 8 7 64 16 (0-9 A-F) RAM 16 7 EMI ( 1 8 ) 26MHz SPI/QSPI/MICROWIRE +2.7V 16 / EMI 75µA ( ) 16 QSOP PART TEMP. RANGE
More informationSolution (a) We can draw Karnaugh maps for NS1, NS0 and OUT:
DIGITAL ELECTRONICS II Revision Examples 7 Exam Format Q compulsory + any out of Q, Q, Q4. Q has 5 parts worth 8% each, Q,,4 are worth %. Revision Lectures Three revision lectures will be given on the
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR
More informationCOMPLEX NOISE-BITS AND LARGE-SCALE INSTANTANEOUS PARALLEL OPERATIONS WITH LOW COMPLEXITY
COMPLEX NOISE-BITS AND LARGE-SCALE INSTANTANEOUS PARALLEL OPERATIONS WITH LOW COMPLEXITY HE WEN (a, b, LASZLO B. KISH (a, AND ANDREAS KLAPPENECKER (c (a Texas A&M University, Department of Electrical and
More informationLecture 8: Sequential Multipliers
Lecture 8: Sequential Multipliers ECE 645 Computer Arithmetic 3/25/08 ECE 645 Computer Arithmetic Lecture Roadmap Sequential Multipliers Unsigned Signed Radix-2 Booth Recoding High-Radix Multiplication
More informationResidue Number Systems Ivor Page 1
Residue Number Systems 1 Residue Number Systems Ivor Page 1 7.1 Arithmetic in a modulus system The great speed of arithmetic in Residue Number Systems (RNS) comes from a simple theorem from number theory:
More informationUNIT V FINITE WORD LENGTH EFFECTS IN DIGITAL FILTERS PART A 1. Define 1 s complement form? In 1,s complement form the positive number is represented as in the sign magnitude form. To obtain the negative
More informationMAHALAKSHMI ENGINEERING COLLEGE-TRICHY
DIGITAL SIGNAL PROCESSING DEPT./SEM.: ECE&EEE /V DISCRETE FOURIER TRANFORM AND FFT PART-A 1. Define DFT of a discrete time sequence? AUC MAY 06 The DFT is used to convert a finite discrete time sequence
More informationDesign at the Register Transfer Level
Week-7 Design at the Register Transfer Level Algorithmic State Machines Algorithmic State Machine (ASM) q Our design methodologies do not scale well to real-world problems. q 232 - Logic Design / Algorithmic
More informationIntroduction to HPC. Lecture 20
COSC Introduction to HPC Lecture Dept of Computer Science COSC Fast Fourier Transform COSC Image Processing In Electron Microscopy Medical Imaging Signal Processing In Radio Astronomy Modeling and Solution
More informationSystem Data Bus (8-bit) Data Buffer. Internal Data Bus (8-bit) 8-bit register (R) 3-bit address 16-bit register pair (P) 2-bit address
Intel 8080 CPU block diagram 8 System Data Bus (8-bit) Data Buffer Registry Array B 8 C Internal Data Bus (8-bit) F D E H L ALU SP A PC Address Buffer 16 System Address Bus (16-bit) Internal register addressing:
More informationDigital Signal Processing
DIGITAL SIGNAL PROCESSING SUBJECT CODE : NO. OF LECTURE HRS/WEEK : 04 TOTAL NO. OF LECTURE HRS. : 52 IA MARKS : 25 EXAM HOURS : 03 EXAMMARKS : 100 UNIT - 1 DISCRETE FOURIER TRANSFORMS (DFT): FREQUENCY
More informationMenu. Review of Number Systems EEL3701 EEL3701. Math. Review of number systems >Binary math >Signed number systems
Menu Review of number systems >Binary math >Signed number systems Look into my... 1 Our decimal (base 10 or radix 10) number system is positional. Ex: 9437 10 = 9x10 3 + 4x10 2 + 3x10 1 + 7x10 0 We have
More informationEE482: Digital Signal Processing Applications
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:305:45 CBC C222 Lecture 8 Frequency Analysis 14/02/18 http://www.ee.unlv.edu/~b1morris/ee482/
More informationContents. Digital Signal Processing, Part II: Power Spectrum Estimation
Contents Digital Signal Processing, Part II: Power Spectrum Estimation 5. Application of the FFT for 7. Parametric Spectrum Est. Filtering and Spectrum Estimation 7.1 ARMA-Models 5.1 Fast Convolution 7.2
More informationHardware Design I Chap. 4 Representative combinational logic
Hardware Design I Chap. 4 Representative combinational logic E-mail: shimada@is.naist.jp Already optimized circuits There are many optimized circuits which are well used You can reduce your design workload
More informationAnalysis and Synthesis of Weighted-Sum Functions
Analysis and Synthesis of Weighted-Sum Functions Tsutomu Sasao Department of Computer Science and Electronics, Kyushu Institute of Technology, Iizuka 820-8502, Japan April 28, 2005 Abstract A weighted-sum
More informationPower Series Solutions We use power series to solve second order differential equations
Objectives Power Series Solutions We use power series to solve second order differential equations We use power series expansions to find solutions to second order, linear, variable coefficient equations
More information(Boolean Algebra, combinational circuits) (Binary Codes and -arithmetics)
Task 1. Exercises: Logical Design of Digital Systems Seite: 1 Self Study (Boolean Algebra, combinational circuits) 1.1 Minimize the function f 1 a ab ab by the help of Boolean algebra and give an implementation
More informationNCU EE -- DSP VLSI Design. Tsung-Han Tsai 1
NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1 Multi-processor vs. Multi-computer architecture µp vs. DSP RISC vs. DSP RISC Reduced-instruction-set Register-to-register operation Higher throughput by using
More informationLogic Design II (17.342) Spring Lecture Outline
Logic Design II (17.342) Spring 2012 Lecture Outline Class # 10 April 12, 2012 Dohn Bowden 1 Today s Lecture First half of the class Circuits for Arithmetic Operations Chapter 18 Should finish at least
More informationTHE discrete sine transform (DST) and the discrete cosine
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS-II: EXPRESS BIREFS 1 New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform Pramod K. Meher Senior Member, IEEE and M. N. S. Swamy
More informationChap 2. Discrete-Time Signals and Systems
Digital Signal Processing Chap 2. Discrete-Time Signals and Systems Chang-Su Kim Discrete-Time Signals CT Signal DT Signal Representation 0 4 1 1 1 2 3 Functional representation 1, n 1,3 x[ n] 4, n 2 0,
More informationChapter 2 Algorithms for Periodic Functions
Chapter 2 Algorithms for Periodic Functions In this chapter we show how to compute the Discrete Fourier Transform using a Fast Fourier Transform (FFT) algorithm, including not-so special case situations
More informationPolyphase filter bank quantization error analysis
Polyphase filter bank quantization error analysis J. Stemerdink Verified: Name Signature Date Rev.nr. A. Gunst Accepted: Team Manager System Engineering Manager Program Manager M. van Veelen C.M. de Vos
More informationFOURIER ANALYSIS using Python
(version September 5) FOURIER ANALYSIS using Python his practical introduces the following: Fourier analysis of both periodic and non-periodic signals (Fourier series, Fourier transform, discrete Fourier
More informationChapter 6: Applications of Fourier Representation Houshou Chen
Chapter 6: Applications of Fourier Representation Houshou Chen Dept. of Electrical Engineering, National Chung Hsing University E-mail: houshou@ee.nchu.edu.tw H.S. Chen Chapter6: Applications of Fourier
More informationChapter 4 Number Representations
Chapter 4 Number Representations SKEE2263 Digital Systems Mun im/ismahani/izam {munim@utm.my,e-izam@utm.my,ismahani@fke.utm.my} February 9, 2016 Table of Contents 1 Fundamentals 2 Signed Numbers 3 Fixed-Point
More information6.111 Lecture # 12. Binary arithmetic: most operations are familiar Each place in a binary number has value 2 n
6.111 Lecture # 12 Binary arithmetic: most operations are familiar Each place in a binary number has value 2 n Representation of negative numbers: there are a number of ways we might do this: 5 = 00000101
More informationCHAPTER 2 NUMBER SYSTEMS
CHAPTER 2 NUMBER SYSTEMS The Decimal Number System : We begin our study of the number systems with the familiar decimal number system. The decimal system contains ten unique symbol 0, 1, 2, 3, 4, 5, 6,
More informationDigital Integrated Circuits A Design Perspective. Arithmetic Circuits. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Arithmetic Circuits January, 2003 1 A Generic Digital Processor MEM ORY INPUT-OUTPUT CONTROL DATAPATH
More informationRadar Systems Engineering Lecture 3 Review of Signals, Systems and Digital Signal Processing
Radar Systems Engineering Lecture Review of Signals, Systems and Digital Signal Processing Dr. Robert M. O Donnell Guest Lecturer Radar Systems Course Review Signals, Systems & DSP // Block Diagram of
More informationChirp Transform for FFT
Chirp Transform for FFT Since the FFT is an implementation of the DFT, it provides a frequency resolution of 2π/N, where N is the length of the input sequence. If this resolution is not sufficient in a
More informationQuestion Bank. UNIT 1 Part-A
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 An ISO 9001:2008 Certified Institution Question Bank DEPARTMENT OF ELECTRONICS AND COMMUNICATION
More informationConversions between Decimal and Binary
Conversions between Decimal and Binary Binary to Decimal Technique - use the definition of a number in a positional number system with base 2 - evaluate the definition formula ( the formula ) using decimal
More informationENGIN 112 Intro to Electrical and Computer Engineering
ENGIN 112 Intro to Electrical and Computer Engineering Lecture 3 More Number Systems Overview Hexadecimal numbers Related to binary and octal numbers Conversion between hexadecimal, octal and binary Value
More informationCanonic FFT flow graphs for real-valued even/odd symmetric inputs
Lao and Parhi EURASIP Journal on Advances in Signal Processing (017) 017:45 DOI 10.1186/s13634-017-0477-9 EURASIP Journal on Advances in Signal Processing RESEARCH Canonic FFT flow graphs for real-valued
More informationDIGITAL SIGNAL PROCESSING
IT 1252 DIGITAL SIGNAL PROCESSING 1. Define Discrete time signal. A discrete time signal x (n) is a function of an independent variable that is an integer.a discrete time signal is not defined at instant
More informationww.padasalai.net
t w w ADHITHYA TRB- TET COACHING CENTRE KANCHIPURAM SUNDER MATRIC SCHOOL - 9786851468 TEST - 2 COMPUTER SCIENC PG - TRB DATE : 17. 03. 2019 t et t et t t t t UNIT 1 COMPUTER SYSTEM ARCHITECTURE t t t t
More informationExample. Evaluate. 3x 2 4 x dx.
3x 2 4 x 3 + 4 dx. Solution: We need a new technique to integrate this function. Notice that if we let u x 3 + 4, and we compute the differential du of u, we get: du 3x 2 dx Going back to our integral,
More information