Deciding Continuous-time Metric Temporal Logic with Counting Modalities
|
|
- Bennett Johns
- 5 years ago
- Views:
Transcription
1 Deciding Continuous-time Metric Temporal Logic with Counting Modalities RP 2013 Marcello M. Bersani Matteo Rossi Pierluigi San Pietro - Politecnico di Milano
2 Motivations Con+nuous +me is o%en used for modeling hybrid systems computer systems that interact with the physical world Also well suited to capture asynchrony in systems e.g., events occurring close to each other, but not at the same ;me Successful formalisms and tools to capture and analyze con;nuous systems e.g., Timed Automata (Uppaal) Con;nuous- ;me temporal logics are useful to capture the proper;es of systems e.g., high- level requirements descrip+ve models of systems: what vs how
3 Motivations Since 80s aiempts to embed explicit (real) ;me in Linear Temporal Logic (LTL, defined on discrete ;me only) Harel, Pnueli, Ostroff, etc. A Really Temporal Logic (TPTL), Alur&Henzinger, 1989, with explicit clocks But undecidable over dense ;me Shortly a%er, Metric Temporal Logic (MTL) A&H 90. Also undecidability over dense ;me No explicit clocks, but implicit use of ;me in parameterized modali;es <c Decidable fragment: Metric Interval Temporal Logic (MITL) A&H 96
4 Example: MTL (and MITL) φ MTL = p φ φ φ φu I φ φs I φ I = a,b or a, a<=b N (or 0 ) p atomic proposi;on in finite alphabet AP MITL = fragment of MTL with a<b (non punctual intervals) Seman;cs over non- Zeno Signals M: R 2 AP φu (1,2) ψ d (1,2), M,t+d' ψ and M,t φ, t (t,t+d )
5 QTL (Quantitative Temporal Log.) φ QTL = p φ φ φ φuφ φsφ F (0,1) φ P (0,1) φ Seman;cs over non- Zeno (finitely variable) Signals M: R 2 AP F (0,1) φ d (0,1), M,t+d' φ QTL has the same expressive power of MITL (Hirshfeld &Rabinovich 99)
6 Overview of SAT and inclusion for various continuous time logics TPTL Explicit clock + Freeze operator x.(pu(x<1)) No clocks MTL F [1,1] ü Q2MLO=QTLc=QTLp Undecidable EXPSPACE- c QMLO=QTL MITL MITL 0, ECL PSPACE- c F [1,1] û
7 Pnueli modalities Pnueli conjectured that QTL and MITL are unable to express: «A and B will both happen within 1 7me unit» Later proved by H&R 07, who generalized to any number n of events, required to occurr in order: Pnueli modality PNUELI n (θ 1, θ 2,.., θ n ) true at instant t iff there exist t<t 1 < <t n <t+1 s.t. each θ i holds at t i
8 Counting modalities H&R 12 defined a simpler coun+ng modality: C n (φ) holds at instant t iff φ holds at least n ;mes in interval (t,t+1) φ =1 C 2 φ t t+1 t+2
9 Background on Pnueli and Counting Modalities QTLc = QTL with (infinite) coun;ng modali;es QTLp = QTL with (infinite) Pnueli modali;es QTLc QTLp There was no tool suppor;ng QTL or QTLc (un;l now!)
10 Existing tool for QTL Recently, we developed and implemented a tool deciding SAT for QTL and all the equivalent real- ;me logics MITL, ECL, QMLO. On unrestricted (non Zeno) signals By using a new decidability procedure Now extended to deal with QTLc 1 From MITL to Timed Automata, Maler, Nickovic and Pnueli, 2006
11 Sketch of our solution QLTc CLTL- over- clocks 1 CLTL- oc is a discrete +me logic CLTL- oc decidable (PSPACE- c) CLTL- oc formulae contain explicit clocks Decision procedure Based on (PSPACE) SAT of CLTL 2 Using SMT tools (for solving bounded SAT) 3 1 A Tool for Deciding Con;nuos Time Metric Temporal Logic, Bersani, Rossi, San Pietro, An automata Theore;c Approach to Constraint LTL, Demri, D Souza, Constraint LTL Sa;sfiability Checking without Automata, Bersani et al., 2012
12 CLTL: Constraint LTL Constraint LTL [Demri et al., 2006] is an extension of LTL where atomic proposi;ons may be replaced by asser;ons (constraints) on the value of variables, e.g., x>0, x<y. The type of variables and the kinds of allowed constraints lead to different logics. The idea is interpre;ng variables over a constraint system. A constraint system is pair <Domain, Rela;ons>, e.g., (N,<,=). Depending on the constraint system, the resul;ng logic may s;ll be decidable.
13 Constraint LTL over clocks CLTL- oc is extension of CLTL with real variables behaving as Alur& Dill (;med automata) clocks. AP=finite set of proposi;ons V= finite set of clocks (real variables) Syntax as in LTL: φ = α φ φ φ φuφ φsφ Xφ Yφ But an atomic formula α = p τ<τ τ=τ p AP Term τ: τ = c z Xz constant c N, clock z R: Models: (π,σ) π: N 2 AP σ: N V R
14 From signals to CLTLoc models Given a QTLc formula, for every subformula θ let M θ be the signal represen;ng the changing points of θ b M: R 2 AP =1 M θ by QTL seman;cs a =1 C 1 a b C 1 a Finite variability assump+on: Changing points are denumerable subset of R
15 From signals to CLTLoc models Rela;on from signals M to CLTLoc models (π,σ) Changing point in M = a ;me instant in CLTLoc model φ r(m) F (0,1) φ (π,σ) (π 0,σ 0 ) (π i,σ i ) Finite variability assump;on: Denumerable subset of R r - 1 (π,σ)
16 From signals to CLTLoc models Each posi;on in π represents the truth of θ at the corresponding interval in M θ if atom f θ is true, θ holds in the first point of the current interval if atom h θ is true, θ holds in the rest of the points of the current interval f φ,h φ f φ,h φ f φ,h φ φ f φ, h φ f φ, h φ f φ, h φ f θ,h θ f θ,h θ θ=c 1 φ π {f φ,f θ, h φ,h θ } {f φ,f θ, h φ,h θ } {f φ } {} {h θ } {f φ,f θ, h φ,h θ }
17 From signals to CLTLoc models Instants in CLTLoc are always at distance one. Actual ;me progress between two instants is measured by clocks z θ0,z θ 1 are (alterna;vely) reset at each changing point of θ. φ C 1 φ π {f φ,f θ, h φ,h θ } σ z φ0 =0 z φ1 >0 {f φ,f θ, h φ,h θ } z φ0 =.3 z φ1 >0 {f φ } z φ0 =1 z φ1 =0 {} z φ0 =2.2 z φ1 =1.2 {h θ } z φ0 =2.4 z φ1 =1.4 {f φ,f θ, h φ,h θ } z φ0 =0 z φ1 =2.3
18 Equisatisfiability Given a QTLc formula Φ, we define set of equisa;sfiable CLTLoc formulae {m(θ) θ subformula of Φ} such that M,0 Φ iff (π,σ),0 f Φ θ G(m(θ)) (for all (π,σ) r(m))
19 Example Translation for U W φ = f φ h φ φ ψ W φ W φ W φ W φ W φ h ψ θ=φu ψ m(θ): f θ h θ h θ h φ (h ψ X(W φ U ( (W φ h ψ ) f ψ )))
20 Translation for C 1 (with 2 clocks) φ z φj =0 z φj >1 >1 φ θ=c 1 φ =1 θ z θi =0 z θi =1 m(θ): θ f θ z θ i =0 X(z θi >0 U ( φ z θi =1 z φj >1 )) θ Y(h θ ) h θ 20
21 Generalization to C n φ More Clocks: n pair of clocks for each subformula of φ If using only QTL operators, one pair of clocks for every subformula is enough Pairs of clocks are «recicled» between changing points For coun;ng modality C n φ, it is necessary to keep track of up to n changes in the interval for φ Defini;on in CLTLoc of the various cases in terms of clocks and f,h Classifica;on of all possible cases for φ being true at least n ;mes Update rules for clocks Raising (and falling) signals Closed/open intervals Singulari;es (isolated points) In the origin of ;me axis Transla;on is «complicated», but it is conceptually easy within the CLTLoc framework
22 Example of a case for θ = C n γ when θ becomes true with a raising in an instant t>0 then it does so in a le%- open manner, a clock z j θ is reset, and (i) either γ has n- 1 up- singulari;es before z j θ hits 1 and γ becomes true again also with an up- singularity when z j θ = 1, or (ii) γ has a raising edge when z j θ = 1 and it also has up to n- 1 (possibly 0) up- singulari;es before z j θ = 1
23 Satisfiability checking of CLTL-oc CLTL- oc can be encoded into a decidable Sa;sfiability Modulo Theory (SMT) problem [Gandalf2013, AVOCS 2013] Based on building a finite symbolic representaton of an ul;mately symbolic model for a formula The sa;sfiability is decided by solving at most a bounded amount of sa;sfiability problems of a decidable constraint system. «reduc;on to the sa;sfiability problem of the theory of Equality and Uninterpreted Func;ons combined with Linear Integers/Reals Arithme;c (QF- EUF ᴗLIRA). SMT solvers (e.g., Z3) can then be used to check sa;sfiability of CLTL- over- clocks. The procedure is complete.
24 Verification: K-bounded SAT Find a (infinite) periodic model over Subformulae Regions for clocks (not over values!!) with at most K changing points Complete procedure K=6 π { φ, θ } R σ R l - 1 {f φ } R l { φ, θ } {f φ } R k R k+1 = 12(3456) ω
25 Complexity Sa;sfiability of QTLc is: PSPACE- complete when indexes of coun;ng modali;es are encoded in unary EXPSPACE- complete if indexes encoded in binary Transla;on from QTLc to CLTLoc Polynomial in the size of the formula: linear for formulae without coun;ng modalites, quadra;c (in the unary encoding) for formulae inside coun;ng modali;es SAT of CLTLoc is PSPACE- complete 1
26 Implementation The transla;on from QLTc (and also QTL, MITL) has been implemented in a new tool, qtlsolver Implementa;on is then based on qtlsolver: hip://code.google.com/p/qtlsolver/ Transla;on MITL (QTL) to CLTLoc Java ae 2 Zot: arithme;cal plugin for Zot Bounded SAT for CLTL and CLTLoc SMT based (Sa;sfiability Modulo Theory)
27 Simple Experiments S = Fq q C 2 q G ( ) QTLc specifica;on S q ( ) P1 = G F (0,0.5) q MITL Proper;es P1 and P2 ( q ) P2 = G F (0,0.5) q Formula T K S 24s 25 S P1 50s 25 S P2 57m 25 SAT UNSAT
28 Conclusions CLTL- over- clocks can be considered as a target language to reduce decision problems of various con;nuous- ;me formalisms MITL, QTL and QTLc (this paper) QTLp= QTLc, but QTLp could be given a (more efficient) direct transla;on but in principle also Timed Automata or Timed Petri Nets. To the best of our knowledge, our approach is the first allowing an effec;ve implementa;on of a fully automated verifica;on tool for con;nuous- ;me metric temporal logics
29 The end!
30 Clocks Alur&Dill clocks (e.g., ;med automata) Nonnega;ve strongly monotonic (except for resets ) Xz > z z: Clock progressiveness 1 (non Zeno signals) G(z 0) G(Xz=0 Xz>z) (GF(z=0) FG(z>max z )) 1 A Theory of Timed Automata, Alur, Dill, 1994 G(φ) = F( φ) = (TU φ)
Declarative modelling for timing
Declarative modelling for timing The real-time logic: Duration Calculus Michael R. Hansen mrh@imm.dtu.dk Informatics and Mathematical Modelling Technical University of Denmark 02153 Declarative Modelling,
More informationFormal Requirement Debugging for Testing and Verification of Cyber-Physical Systems
Formal Requirement Debugging for Testing and Verification of Cyber-Physical Systems arxiv:1607.02549v3 [cs.sy] 18 May 2017 Adel Dokhanchi, Bardh Hoxha, and Georgios Fainekos School of Computing, Informatics
More informationModels for Efficient Timed Verification
Models for Efficient Timed Verification François Laroussinie LSV / ENS de Cachan CNRS UMR 8643 Monterey Workshop - Composition of embedded systems Model checking System Properties Formalizing step? ϕ Model
More informationReal-Time Systems. Lecture 15: The Universality Problem for TBA Dr. Bernd Westphal. Albert-Ludwigs-Universität Freiburg, Germany
Real-Time Systems Lecture 15: The Universality Problem for TBA 2013-06-26 15 2013-06-26 main Dr. Bernd Westphal Albert-Ludwigs-Universität Freiburg, Germany Contents & Goals Last Lecture: Extended Timed
More informationThe Expressiveness of Metric Temporal Logic II:
The Expressiveness of Metric Temporal Logic II: This time it s irrational! Paul Hunter Université Libre de Bruxelles (Joint work with Joël Ouaknine and James Worrell) Université Libre de Bruxelles, March
More informationThe Expressive Completeness of Metric Temporal Logic
The Expressive Completeness of Metric Temporal Logic Paul Hunter Université Libre de Bruxelles Highlights of Logic, Games and Automata September 2013 Reasoning about time LTL has emerged as the definitive
More informationAn On-the-fly Tableau Construction for a Real-Time Temporal Logic
#! & F $ F ' F " F % An On-the-fly Tableau Construction for a Real-Time Temporal Logic Marc Geilen and Dennis Dams Faculty of Electrical Engineering, Eindhoven University of Technology P.O.Box 513, 5600
More informationWeak Alternating Timed Automata
Weak Alternating Timed Automata Pawel Parys 1 and Igor Walukiewicz 2 1 Warsaw University,Poland 2 LaBRI, CNRS and Bordeaux University, France Abstract. Alternating timed automata on infinite words are
More informationInterval Temporal Logics over Strongly Discrete Linear Orders: the Complete Picture
Interval Temporal Logics over Strongly Discrete Linear Orders: the Complete Picture D.Bresolin, D. Della Monica, A. Montanari, P. Sala, G. Sciavicco ICE-TCS, School of Computer Science, Reykjavik University,
More informationLinear Temporal Logic and Büchi Automata
Linear Temporal Logic and Büchi Automata Yih-Kuen Tsay Department of Information Management National Taiwan University FLOLAC 2009 Yih-Kuen Tsay (SVVRL @ IM.NTU) Linear Temporal Logic and Büchi Automata
More informationEliminating past operators in Metric Temporal Logic
Eliminating past operators in Metric Temporal Logic Deepak D Souza 1, Raj Mohan M 1, and Pavithra Prabhakar 2 1 Dept. of Computer Science & Automation Indian Institute of Science, Bangalore 560012, India.
More informationTrace Diagnostics using Temporal Implicants
Trace Diagnostics using Temporal Implicants ATVA 15 Thomas Ferrère 1 Dejan Nickovic 2 Oded Maler 1 1 VERIMAG, University of Grenoble / CNRS 2 Austrian Institute of Technology October 14, 2015 Motivation
More informationThe Compound Interest in Relaxing Punctuality
The Compound Interest in Relaxing Punctuality Thomas Ferrère IST Austria Abstract. Imprecision in timing can sometimes be beneficial: Metric interval temporal logic (MITL), disabling the expression of
More informationReal-time Logics Expressiveness and Decidability
Real-time Logics Expressiveness and Decidability Paritosh K. Pandya Tata Institute of Fundamental Research Mumbai email: pandya@tifr.res.in IITG 2006 p. 1 Timed Behaviours Observable propositions X 1,X
More informationTemporal logics and explicit-state model checking. Pierre Wolper Université de Liège
Temporal logics and explicit-state model checking Pierre Wolper Université de Liège 1 Topics to be covered Introducing explicit-state model checking Finite automata on infinite words Temporal Logics and
More informationNew Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations
New Complexity Results for Some Linear Counting Problems Using Minimal Solutions to Linear Diophantine Equations (Extended Abstract) Gaoyan Xie, Cheng Li and Zhe Dang School of Electrical Engineering and
More informationModel Checking Restricted Sets of Timed Paths
Model Checking Restricted Sets of Timed Paths Nicolas Markey a Jean-François Raskin b a Lab. Spécification et Vérification ENS Cachan & CNRS UMR8643 61, avenue Président Wilson 94235 Cachan Cedex France
More informationTheoretical Foundations of the UML
Theoretical Foundations of the UML Lecture 17+18: A Logic for MSCs Joost-Pieter Katoen Lehrstuhl für Informatik 2 Software Modeling and Verification Group moves.rwth-aachen.de/teaching/ws-1718/fuml/ 5.
More informationDuration Calculus Introduction
Duration Calculus Introduction Michael R. Hansen mrh@imm.dtu.dk Informatics and Mathematical Modelling Technical University of Denmark 02240 Computability and Semantics, Spring 05, c Michael R. Hansen
More informationTimed Automata VINO 2011
Timed Automata VINO 2011 VeriDis Group - LORIA July 18, 2011 Content 1 Introduction 2 Timed Automata 3 Networks of timed automata Motivation Formalism for modeling and verification of real-time systems.
More informationarxiv: v1 [cs.lo] 16 Dec 2010
A Decidable Timeout based Extension of Propositional Linear Temporal Logic arxiv:1012.3704v1 [cs.lo] 16 Dec 2010 Janardan Misra EMCSS India Pvt. Ltd., Bangalore 560048, India. Email: janmishra@gmail.com
More informationTUTORIAL Temporal Representation and Reasoning in Interval Temporal Logics. ECAI 2014 Prague, August 18th, 2014
TUTORIAL Temporal Representation and Reasoning in Interval Temporal Logics Angelo Montanari Dept. of Mathematics and Computer Science, University of Udine, Italy Pietro Sala Dept. of Computer Science,
More informationReversal-Bounded Counter Machines
Reversal-Bounded Counter Machines Stéphane Demri LSV, CNRS, ENS Cachan Workshop on Logics for Resource-Bounded Agents, Barcelona, August 2015 Overview Presburger Counter Machines Reversal-Bounded Counter
More informationarxiv: v1 [cs.se] 13 Jul 2016
LTL-based Verification of Reconfigurable Workflows Manuel Mazzara Innopolis University, Russia arxiv:1607.03649v1 [cs.se] 13 Jul 2016 Abstract Logics and model-checking have been successfully used in the
More informationTime(d) Petri Net. Serge Haddad. Petri Nets 2016, June 20th LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA
Time(d) Petri Net Serge Haddad LSV ENS Cachan, Université Paris-Saclay & CNRS & INRIA haddad@lsv.ens-cachan.fr Petri Nets 2016, June 20th 2016 1 Time and Petri Nets 2 Time Petri Net: Syntax and Semantic
More informationThe Cost of Punctuality
The Cost of Punctuality Patricia Bouyer 1,2 Nicolas Markey 1 Joël Ouaknine 2 James Worrell 2 1 LSV, CNRS & ENS Cachan, France 2 Oxford University, UK {bouyer,markey}@lsv.ens-cachan.fr {joel,jbw}@comlab.ox.ac.uk
More informationExpressiveness, decidability, and undecidability of Interval Temporal Logic
University of Udine Department of Mathematics and Computer Science Expressiveness, decidability, and undecidability of Interval Temporal Logic ITL - Beyond the end of the light Ph.D. Defence Dario Della
More informationTheoretical results around Electrum
Theoretical results around Electrum Julien Brunel David Chemouil Denis Kuperberg ONERA/DTIM - IRIT Séminaire DTIM 11/05/2015 Toulouse Introduction Alloy Language Specification language based on First-Order
More informationAutomata on Infinite words and LTL Model Checking
Automata on Infinite words and LTL Model Checking Rodica Condurache Lecture 4 Lecture 4 Automata on Infinite words and LTL Model Checking 1 / 35 Labeled Transition Systems Let AP be the (finite) set of
More informationarxiv: v1 [cs.lo] 17 Jun 2014
On MITL and alternating timed automata over infinite words Thomas Brihaye 1, Morgane Estiévenart 1, and Gilles Geeraerts 2 1 UMons, Belgium, 2 U.L.B., Belgium arxiv:1406.4395v1 [cs.lo] 17 Jun 2014 Abstract.
More informationModel Checking Real-Time Systems
Model Checking Real-Time Systems Patricia Bouyer, Uli Fahrenberg, Kim G. Larsen, Nicolas Markey, Joël Ouaknine, and James Worrell Abstract This chapter surveys timed automata as a formalism for model checking
More informationDeciding Safety and Liveness in TPTL
Deciding Safety and Liveness in TPTL David Basin a, Carlos Cotrini Jiménez a,, Felix Klaedtke b,1, Eugen Zălinescu a a Institute of Information Security, ETH Zurich, Switzerland b NEC Europe Ltd., Heidelberg,
More informationChapter 4: Computation tree logic
INFOF412 Formal verification of computer systems Chapter 4: Computation tree logic Mickael Randour Formal Methods and Verification group Computer Science Department, ULB March 2017 1 CTL: a specification
More informationRecent results on Timed Systems
Recent results on Timed Systems Time Petri Nets and Timed Automata Béatrice Bérard LAMSADE Université Paris-Dauphine & CNRS berard@lamsade.dauphine.fr Based on joint work with F. Cassez, S. Haddad, D.
More informationMetric Interval Temporal Logic Specification Elicitation and Debugging
Metric Interval Temporal Logic Specification Elicitation and Debugging Adel Dokhanchi, Bardh Hoxha, and Georgios Fainekos School of Computing, Informatics and Decision Systems Arizona State University,
More informationComp487/587 - Boolean Formulas
Comp487/587 - Boolean Formulas 1 Logic and SAT 1.1 What is a Boolean Formula Logic is a way through which we can analyze and reason about simple or complicated events. In particular, we are interested
More informationThe theory of regular cost functions.
The theory of regular cost functions. Denis Kuperberg PhD under supervision of Thomas Colcombet Hebrew University of Jerusalem ERC Workshop on Quantitative Formal Methods Jerusalem, 10-05-2013 1 / 30 Introduction
More informationTaming Past LTL and Flat Counter Systems
Taming Past LTL and Flat Counter Systems Stéphane Demri 2, Amit Kumar Dhar 1, Arnaud Sangnier 1 1. LIAFA, Univ Paris Diderot, Sorbonne Paris Cité, CNRS, France 2. LSV, ENS Cachan, CNRS, INRIA, France June
More informationGeorgios E. Fainekos and George J. Pappas
FORMATS 2007 Georgios E. Fainekos and George J. Pappas Department of Computer and Information Science University of Pennsylvania fainekos @ seas.upenn.edu http://www.seas.upenn.edu/~fainekos/ Motivation
More informationIntroduction to Temporal Logic. The purpose of temporal logics is to specify properties of dynamic systems. These can be either
Introduction to Temporal Logic The purpose of temporal logics is to specify properties of dynamic systems. These can be either Desired properites. Often liveness properties like In every infinite run action
More informationTime and Timed Petri Nets
Time and Timed Petri Nets Serge Haddad LSV ENS Cachan & CNRS & INRIA haddad@lsv.ens-cachan.fr DISC 11, June 9th 2011 1 Time and Petri Nets 2 Timed Models 3 Expressiveness 4 Analysis 1/36 Outline 1 Time
More informationComplexity of Timeline-Based Planning over Dense Temporal Domains: Exploring the Middle Ground
Complexity of Timeline-Based Planning over Dense Temporal Domains: Exploring the Middle Ground Laura Bozzelli Adriano Peron University of Napoli Federico II, Napoli, Italy lr.bozzelli@gmail.com adrperon@unina.it
More informationA Tableau-Based Decision Procedure for Right Propositional Neighborhood Logic (RPNL )
A Tableau-Based Decision Procedure for Right Propositional Neighborhood Logic (RPNL ) Davide Bresolin Angelo Montanari Dipartimento di Matematica e Informatica Università degli Studi di Udine {bresolin,
More informationMonadic Predicate Logic is Decidable. Boolos et al, Computability and Logic (textbook, 4 th Ed.)
Monadic Predicate Logic is Decidable Boolos et al, Computability and Logic (textbook, 4 th Ed.) These slides use A instead of E instead of & instead of - instead of Nota>on Equality statements are atomic
More informationFrom MTL to Deterministic Timed Automata
From MTL to Deterministic Timed Automata Dejan Ničković 1 and Nir Piterman 1 IST, Klosterneuburg, Austria Imperial College London, London, UK Abstract. In this paper we propose a novel technique for constructing
More informationTaming Past LTL and Flat Counter Systems
Taming Past LTL and Flat Counter Systems Amit Kumar Dhar LIAFA, Univ Paris Diderot, Paris Cité Sorbonne, CNRS, France April 2, 2012 Joint work with : Stéphane Demri(LSV) and Arnaud Sangnier(LIAFA) LIAFA
More informationLecture 2: Syntax. January 24, 2018
Lecture 2: Syntax January 24, 2018 We now review the basic definitions of first-order logic in more detail. Recall that a language consists of a collection of symbols {P i }, each of which has some specified
More informationDense-Timed Pushdown Automata
Dense-Timed Pushdown Automata Parosh Aziz Abdulla Uppsala University Sweden Mohamed Faouzi Atig Uppsala University Sweden Jari Stenman Uppsala University Sweden Abstract We propose a model that captures
More informationBounded Model Checking with SAT/SMT. Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39
Bounded Model Checking with SAT/SMT Edmund M. Clarke School of Computer Science Carnegie Mellon University 1/39 Recap: Symbolic Model Checking with BDDs Method used by most industrial strength model checkers:
More informationOverview. overview / 357
Overview overview6.1 Introduction Modelling parallel systems Linear Time Properties Regular Properties Linear Temporal Logic (LTL) Computation Tree Logic syntax and semantics of CTL expressiveness of CTL
More informationA Hierarchy for Accellera s Property Specification Language
A Hierarchy for Accellera s Property Specification Language Thomas Türk May 1st, 2005 Diploma Thesis University of Kaiserslautern Supervisor: Prof. Dr. Klaus Schneider Vorliegende Diplomarbeit wurde von
More informationEhrenfeucht-Fraïssé Games for MTL and TPTL over Non-Monotonic Data Words
Ehrenfeucht-Fraïssé Games for MTL and TPTL over Non-Monotonic Data Words Claudia Carapelle, Shiguang Feng, Oliver Fernandez Gil, Karin Quaas Universität Leipzig 20. Jahrestagung der GI-Fachgruppe Logik
More informationComplexity Theory. Knowledge Representation and Reasoning. November 2, 2005
Complexity Theory Knowledge Representation and Reasoning November 2, 2005 (Knowledge Representation and Reasoning) Complexity Theory November 2, 2005 1 / 22 Outline Motivation Reminder: Basic Notions Algorithms
More informationLOGIC PROPOSITIONAL REASONING
LOGIC PROPOSITIONAL REASONING WS 2017/2018 (342.208) Armin Biere Martina Seidl biere@jku.at martina.seidl@jku.at Institute for Formal Models and Verification Johannes Kepler Universität Linz Version 2018.1
More informationPropositional Logic: Evaluating the Formulas
Institute for Formal Models and Verification Johannes Kepler University Linz VL Logik (LVA-Nr. 342208) Winter Semester 2015/2016 Propositional Logic: Evaluating the Formulas Version 2015.2 Armin Biere
More informationFrom Liveness to Promptness
From Liveness to Promptness Orna Kupferman Hebrew University Nir Piterman EPFL Moshe Y. Vardi Rice University Abstract Liveness temporal properties state that something good eventually happens, e.g., every
More informationMonodic fragments of first-order temporal logics
Outline of talk Most propositional temporal logics are decidable. But the decision problem in predicate (first-order) temporal logics has seemed near-hopeless. Monodic fragments of first-order temporal
More informationModal logics: an introduction
Modal logics: an introduction Valentin Goranko DTU Informatics October 2010 Outline Non-classical logics in AI. Variety of modal logics. Brief historical remarks. Basic generic modal logic: syntax and
More informationOn Relaxing Metric Information in Linear Temporal Logic
On Relaxing Metric Information in Linear Temporal Logic Carlo A. Furia and Paola Spoletini Abstract This paper studies the equi-satisfiability of metric linear temporal logic (LTL) and its qualitative
More informationFirst-Order Logic First-Order Theories. Roopsha Samanta. Partly based on slides by Aaron Bradley and Isil Dillig
First-Order Logic First-Order Theories Roopsha Samanta Partly based on slides by Aaron Bradley and Isil Dillig Roadmap Review: propositional logic Syntax and semantics of first-order logic (FOL) Semantic
More informationTemporal logics with local constraints
Temporal logics with local constraints Claudia Carapelle 1 and Markus Lohrey 2 1 University of Leipzig, Germany carapelle@informatik.uni-leipzig.de 2 University of Siegen, Germany lohrey@eti.uni-siegen.de
More informationThe State Explosion Problem
The State Explosion Problem Martin Kot August 16, 2003 1 Introduction One from main approaches to checking correctness of a concurrent system are state space methods. They are suitable for automatic analysis
More informationLTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems
This space is reserved for the EPiC Series header, do not use it LTL with Arithmetic and its Applications in Reasoning about Hierarchical Systems Rachel Faran and Orna Kupferman The Hebrew University,
More informationLTL over integer periodicity constraints
Theoretical Computer Science 360 (2006) 96 123 www.elsevier.com/locate/tcs LTL over integer periodicity constraints Stéphane Demri LSV/CNRS & INRIA Futurs projet SECSI & ENS Cachan, 61, av. Pdt. Wilson,
More information02917 Advanced Topics in Embedded Systems. Michael R. Ha. Brief Introduction to Duration Calculus. Michael R. Hansen
Brief Introduction to Duration Calculus nsen 1 DTU Informatics, Technical University of Denmark Brief Introduction to Duration Calculus MRH 17/06/2010 Plan for today: A motivating example wireless sensor
More informationController Synthesis for MTL Specifications
Controller Synthesis for MTL Specifications Patricia Bouyer, Laura Bozzelli, and Fabrice Chevalier LSV, CNRS & ENS Cachan, France {bouyer,bozzelli,chevalie}@lsv.ens-cachan.fr Abstract. We consider the
More informationEfficient algorithms and tools for MITL model-checking and synthesis
Efficient algorithms and tools for MITL model-checking and synthesis Thomas Brihaye UMons Mons, Belgium thomas.brihaye@umons.be Arthur Milchior Université libre de Bruxelles Bruxelles, Belgique arthur.milchior@ulb.ac.be
More informationMetric Propositional Neighborhood Logics
Metric Propositional Neighborhood Logics D. Bresolin, D. Della Monica, V. Goranko, A. Montanari, and G. Sciavicco University of Murcia guido@um.es Please notice: these slides have been mostly produced
More informationTimo Latvala. March 7, 2004
Reactive Systems: Safety, Liveness, and Fairness Timo Latvala March 7, 2004 Reactive Systems: Safety, Liveness, and Fairness 14-1 Safety Safety properties are a very useful subclass of specifications.
More informationCOMPUTING LOCAL UNIFIERS IN THE DESCRIPTION LOGIC EL WITHOUT THE TOP CONCEPT
Institute of Theoretical Computer Science Chair of Automata Theory COMPUTING LOCAL UNIFIERS IN THE DESCRIPTION LOGIC EL WITHOUT THE TOP CONCEPT Franz Baader Nguyen Thanh Binh Stefan Borgwardt Barbara Morawska
More informationCS 161: Design and Analysis of Algorithms
CS 161: Design and Analysis of Algorithms NP- Complete I P, NP Polynomial >me reduc>ons NP- Hard, NP- Complete Sat/ 3- Sat Decision Problem Suppose there is a func>on A that outputs True or False A decision
More informationDeterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction
Deterministic ω-automata for LTL: A safraless, compositional, and mechanically verified construction Javier Esparza 1 Jan Křetínský 2 Salomon Sickert 1 1 Fakultät für Informatik, Technische Universität
More informationPrinciples of Knowledge Representation and Reasoning
Principles of Knowledge Representation and Reasoning Complexity Theory Bernhard Nebel, Malte Helmert and Stefan Wölfl Albert-Ludwigs-Universität Freiburg April 29, 2008 Nebel, Helmert, Wölfl (Uni Freiburg)
More informationStéphane Demri Arnaud Sangnier. When Model-Checking Freeze LTL over Counter Machines Becomes Decidable. Research Report LSV-10-05
Stéphane Demri Arnaud Sangnier When Model-Checking Freeze LTL over Counter Machines Becomes Decidable Research Report LSV-10-05 February 2010 When Model-Checking Freeze LTL over Counter Machines Becomes
More informationThe Complexity of Computing the Behaviour of Lattice Automata on Infinite Trees
The Complexity of Computing the Behaviour of Lattice Automata on Infinite Trees Karsten Lehmann a, Rafael Peñaloza b a Optimisation Research Group, NICTA Artificial Intelligence Group, Australian National
More informationAn Introduction to Hybrid Systems Modeling
CS620, IIT BOMBAY An Introduction to Hybrid Systems Modeling Ashutosh Trivedi Department of Computer Science and Engineering, IIT Bombay CS620: New Trends in IT: Modeling and Verification of Cyber-Physical
More informationComputer-Aided Program Design
Computer-Aided Program Design Spring 2015, Rice University Unit 3 Swarat Chaudhuri February 5, 2015 Temporal logic Propositional logic is a good language for describing properties of program states. However,
More informationIntroduction to Turing Machines
Introduction to Turing Machines Deepak D Souza Department of Computer Science and Automation Indian Institute of Science, Bangalore. 12 November 2015 Outline 1 Turing Machines 2 Formal definitions 3 Computability
More informationOp#mal Control of Nonlinear Systems with Temporal Logic Specifica#ons
Op#mal Control of Nonlinear Systems with Temporal Logic Specifica#ons Eric M. Wolff 1 Ufuk Topcu 2 and Richard M. Murray 1 1 Caltech and 2 UPenn University of Michigan October 1, 2013 Autonomous Systems
More informationCS 267: Automated Verification. Lecture 1: Brief Introduction. Transition Systems. Temporal Logic LTL. Instructor: Tevfik Bultan
CS 267: Automated Verification Lecture 1: Brief Introduction. Transition Systems. Temporal Logic LTL. Instructor: Tevfik Bultan What do these people have in common? 2013 Leslie Lamport 2007 Clarke, Edmund
More informationComplexity Issues in Automated Addition of Time-Bounded Liveness Properties 1
Complexity Issues in Automated Addition of Time-Bounded Liveness Properties 1 Borzoo Bonakdarpour and Sandeep S. Kulkarni Software Engineering and Network Systems Laboratory, Department of Computer Science
More informationCS256/Spring 2008 Lecture #11 Zohar Manna. Beyond Temporal Logics
CS256/Spring 2008 Lecture #11 Zohar Manna Beyond Temporal Logics Temporal logic expresses properties of infinite sequences of states, but there are interesting properties that cannot be expressed, e.g.,
More informationLogics with Counting. Ian Pratt-Hartmann School of Computer Science University of Manchester Manchester M13 9PL, UK
Logics with Counting Ian Pratt-Hartmann School of Computer Science University of Manchester Manchester M13 9PL, UK 2 Chapter 1 Introduction It is well-known that first-order logic is able to express facts
More informationFirst-Order Logic. 1 Syntax. Domain of Discourse. FO Vocabulary. Terms
First-Order Logic 1 Syntax Domain of Discourse The domain of discourse for first order logic is FO structures or models. A FO structure contains Relations Functions Constants (functions of arity 0) FO
More informationChapter 5: Linear Temporal Logic
Chapter 5: Linear Temporal Logic Prof. Ali Movaghar Verification of Reactive Systems Spring 94 Outline We introduce linear temporal logic (LTL), a logical formalism that is suited for specifying LT properties.
More informationPSL Model Checking and Run-time Verification via Testers
PSL Model Checking and Run-time Verification via Testers Formal Methods 2006 Aleksandr Zaks and Amir Pnueli New York University Introduction Motivation (Why PSL?) A new property specification language,
More informationTowards Inference and Learning in Dynamic Bayesian Networks using Generalized Evidence
Towards Inference and Learning in Dynamic Bayesian Networks using Generalized Evidence Christopher James Langmead August 2008 CMU-CS-08-151 School of Computer Science Carnegie Mellon University Pittsburgh,
More informationScalable and Accurate Verification of Data Flow Systems. Cesare Tinelli The University of Iowa
Scalable and Accurate Verification of Data Flow Systems Cesare Tinelli The University of Iowa Overview AFOSR Supported Research Collaborations NYU (project partner) Chalmers University (research collaborator)
More informationMTL-Model Checking of One-Clock Parametric Timed Automata is Undecidable
MTL-Model Checking of One-Clock Parametric Timed Automata is Undecidable SynCop 2014 1st International Workshop on Synthesis of Continuous Parameters Karin Quaas University of Leipzig 6th April 2014 Outline
More informationmodels, languages, dynamics Eugene Asarin PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics LIAFA - University Paris Diderot and CNRS
models, s, LIAFA - University Paris Diderot and CNRS PIMS/EQINOCS Workshop on Automata Theory and Symbolic Dynamics Context A model for verification of real-time systems Invented by Alur and Dill in early
More informationFixpoint Extensions of Temporal Description Logics
Fixpoint Extensions of Temporal Description Logics Enrico Franconi Faculty of Computer Science Free University of Bozen-Bolzano, Italy franconi@inf.unibz.it David Toman School of Computer Science University
More informationAbstract model theory for extensions of modal logic
Abstract model theory for extensions of modal logic Balder ten Cate Stanford, May 13, 2008 Largely based on joint work with Johan van Benthem and Jouko Väänänen Balder ten Cate Abstract model theory for
More informationCompleteness Results for Memory Logics
Completeness Results for Memory Logics Carlos Areces Santiago Figueira Sergio Mera Abstract Memory logics are a family of modal logics in which standard relational structures are augmented with data structures
More informationOn Signal Temporal Logic
100 120 On Signal Temporal Logic Alexandre Donzé University of California, Berkeley February 3, 2014 Alexandre Donzé EECS294-98 Spring 2014 1 / 52 Outline 100 120 1 Signal Temporal Logic From LTL to STL
More informationEfficient timed model checking for discrete-time systems
Efficient timed model checking for discrete-time systems F. Laroussinie, N. Markey and Ph. Schnoebelen Lab. Spécification & Vérification ENS de Cachan & CNRS UMR 8643 6, av. Pdt. Wilson, 94235 Cachan Cedex
More informationPREDICATE LOGIC: UNDECIDABILITY AND INCOMPLETENESS HUTH AND RYAN 2.5, SUPPLEMENTARY NOTES 2
PREDICATE LOGIC: UNDECIDABILITY AND INCOMPLETENESS HUTH AND RYAN 2.5, SUPPLEMENTARY NOTES 2 Neil D. Jones DIKU 2005 14 September, 2005 Some slides today new, some based on logic 2004 (Nils Andersen) OUTLINE,
More informationAlan Bundy. Automated Reasoning LTL Model Checking
Automated Reasoning LTL Model Checking Alan Bundy Lecture 9, page 1 Introduction So far we have looked at theorem proving Powerful, especially where good sets of rewrite rules or decision procedures have
More informationDipartimento di Scienze dell Informazione
UNIVERSITÀ DEGLI STUDI DI MILANO Dipartimento di Scienze dell Informazione RAPPORTO INTERNO N 313-07 Combination Methods for Satisfiability and Model-Checking of Infinite-State Systems Silvio Ghilardi,
More informationRealizability of Real-Time Logics
Realizability of Real-Time Logics L. Doyen 1, G. Geeraerts 1, J.-F. Raskin 1, and J. Reichert 2 1 Département d Informatique, Université Libre de Bruxelles (U.L.B.) 2 École Normale Supérieure de Cachan
More information