AN5018. Basic Kalman Filter Theory. Document information. This document derives the standard Kalman filter equations.

Size: px
Start display at page:

Download "AN5018. Basic Kalman Filter Theory. Document information. This document derives the standard Kalman filter equations."

Transcription

1 Rev June 2016 Application note Document information Info Content Abstract This document derives the standard Kalman filter equations.

2 Revision history Document ID Release date Supercedes v v1.0 Modifications: Minor changes The format of this document has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. v September Contact information For more information, please visit: All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

3 1. Introduction This document derives the standard Kalman filter equations. It is intended as a primer that should be read before tackling Application note AN5023 Sensor Fusion Kalman Filters which describes the more specialized indirect complementary Kalman filter used for the fusion of accelerometer, magnetometer and gyroscope data in the NXP Sensor Fusion Library software. Section 2 calculates some mathematical results used in the derivation. The derivation itself is in Section Terminology Symbol AA kk Definition The linear prediction or state matrix at sample kk. xx kk = AA kk xx kk1 ww kk xx kk = AA kk xx kk1 CC kk The measurement matrix relating zz kk to xx kk at sample kk. zz kk = CC kk xx kk vv kk EE[] KK kk PP kk Expectation operator The Kalman filter gain matrix at sample kk. The a priori covariance matrix of the linear prediction (a priori) error xx εε,kk at sample kk. PP kk = EE xx εε,kk xx TT εε,kk PP kk The a posteriori covariance matrix of the Kalman (a posteriori) error xx εε,kk at sample kk. PP kk = EE xx εε,kk xx TT εε,kk QQ ww,kk The covariance matrix of the additive noise ww kk in the process xx kk. QQ ww,kk = EE[ww kk ww kk TT ] QQ vv,kk The covariance matrix of the additive noise vv kk in the measured process zz kk. QQ vv,kk = EE[vv kk vv kk TT ] VV[] Variance operator All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

4 Symbol vv kk ww kk Definition The additive noise in the measured process zz kk at sample kk. The additive noise in the process of interest xx kk at sample kk. xx kk The state vector at time sample kk of the process xx kk. xx kk = AA kk xx kk1 ww kk xx kk xx kk The linear prediction (a priori) estimate of the process xx kk at sample kk. xx kk = AA kk xx kk1 The Kalman filter (a posteriori) estimate of the process xx kk at sample kk. xx kk = (II KK kk CC kk )xx kk KK kk zz kk = (II KK kk CC kk )AA kk xx kk1 KK kk zz kk xx εε,kk The error in the linear prediction (a priori) estimate of the process xx kk. = xx kk xx kk xx εε,kk xx εε,kk The error in the a posteriori Kalman filter estimate of the process xx kk. xx εε,kk = xx kk xx kk zz kk The measured process at sample kk. zz kk = CC kk xx kk vv kk δδ kk,jj The Kronecker delta function. δδ kk,jj = 1 for kk = jj and zero otherwise. 2. Mathematical Lemmas 2.1 Lemma 1 The trace of the sum of two square matrices AA and BB equals the sum of the individual traces. The proof is trivial. NN1 tttt(aa BB) = AA iiii BB iiii = AA iiii BB iiii = tttt(aa) tttt(bb) (1) ii=0 NN1 ii=0 NN1 ii=0 All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

5 2.2 Lemma 2 The derivative with respect to AA of the trace of the matrix product CC = AAAA equals BB TT. {tttt(cc)} AA = {tttt(aaaa)} AA (AAAA) (AAAA) (AAAA) AA 0,0 AA 0,1 AA 0,NN1 = (AAAA) (AAAA) (AAAA) AA 1,0 AA 1,1 AA 1,NN1 (AAAA) AA MM1,0 (AAAA) AA MM1,1 (AAAA) AA MM1,NN1 (2) Proof: If the matrix AA has dimensions MM NN and the matrix BB has dimensions NN MM, then CC = AAAA has dimensions MM MM. The element CC iiii of matrix CC has value: NN1 MM1 MM1 NN1 CC iiii = AA iiii BB kkkk tttt(cc) = tttt(aaaa) = CC iiii = AA iiii BB kkkk kk=0 ii=0 ii=0 kk=0 (3) Substituting equation (3) into equation (2) gives: {tttt(aaaa)} AA MM1 ii=0 NN1 kk=0 MM1 ii=0 NN1 kk=0 MM1 ii=0 NN1 kk=0 AA iiiibb kkkk AA iiiibb kkkk AA iiiibb kkkk AA 0,0 AA 0,1 AA 0,NN1 = MM1 NN1 ii=0 kk=0 AA iiiibb kkkk MM1 NN1 ii=0 kk=0 AA iiiibb kkkk MM1 NN1 ii=0 kk=0 AA iiiibb kkkk AA 1,0 AA 1,1 AA 1,NN1 MM1 NN1 kk=0 AA iiiibb kkkk ii=0 AA MM1 NN1 kk=0 AA iiiibb kkkk MM1,0 ii=0 AA MM1 NN1 ii=0 kk=0 AA iiiibb kkkk MM1,1 AA MM1,NN1 (4) By inspection: MM1 NN1 ii=0 kk=0 AA iiiibb kkkk = BB AA mmmm (5) llll Substituting equation (5) into equation (4) completes the proof: BB 0,0 BB 1,0 BB NN1,0 {tttt(aaaa)} BB = 0,1 BB 1,1 BB NN1,1 = AA BBTT (6) BB 0,MM1 BB 1,MM1 BB NN1,MM1 All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

6 2.3 Lemma 3 The derivative with respect to AA of the trace of the matrix product AAAAAA TT equals AA(BB BB TT ). {tttt(aaaaaa TT )} AA ) (AAAAAATT (AAAAAATT ) (AAAAAATT ) AA 0,0 AA 0,1 AA 0,NN1 = (AAAAAATT ) (AAAAAATT ) (AAAAAATT ) AA 1,0 AA 1,1 AA 1,NN1 (AAAAAATT ) (AAAAAATT ) (AAAAAATT ) AA MM1,0 AA MM1,1 AA MM1,NN1 (7) Proof: If the matrix AA has dimensions MM NN, then the matrix BB must be square with dimensions NN NN in order for the product AAAAAA TT to exist. The product AAAAAA TT is always square with dimensions MM MM. The element CC iiii of the matrix CC = AAAA has value: NN1 CC iiii = AA iiii BB kkkk kk=0 (8) The element DD iiii of matrix DD = AAAAAA TT = CCAA TT has value: NN1 NN1 NN1 DD iiii = CC iiii AA llll = AA iiii BB kkkk AA llll jj=0 jj=0 kk=0 (9) The trace of matrix DD then equals: NN1 NN1 NN1 NN1 tttt(dd) = DD iiii = AA iiii BB kkkk AA iiii ii=0 ii=0 jj=0 kk=0 (10) The derivative of tttt(dd) with respect to AA llll is: NN1 ii=0 NN1 jj=0 NN1 kk=0 tttt(dd) = AA iiiibb kkkk AA iiii = AA llllbb kkkk AA llll (11) AA llll AA llll AA llll NN1 NN1 jj=0 NN1 kk=0 = AA llll BB mmmm AA llll BB jjjj = (AABB TT ) llll (AAAA) llll (12) jj=0 NN1 jj=0 {tttt(aaaaaatt )} AA = AA(BB BB TT ) (13) All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

7 If BB is also symmetric, then: {tttt(aaaaaa TT )} = 2AAAA iiii BB = BB TT (14) AA 3. Kalman Filter Derivation 3.1 Process Model The Kalman filter models the vector process of interest xx kk with the linear and recursive model: xx kk = AA kk xx kk1 ww kk (15) If xx kk has NN degrees of freedom, then AA kk is an NN NN linear prediction matrix (possibly time varying but assumed known) and ww kk is an NN 1 zero mean white noise vector. The process xx kk is assumed to be not directly measurable and must be estimated from a process zz kk which can be measured. zz kk is modeled as being linearly related to xx kk with additive zero mean white noise vv kk. zz kk = CC kk xx kk vv kk (16) zz kk is an MM 1 vector, CC kk is an MM NN matrix (possibly time varying but assumed known) and vv kk is an MM 1 noise vector. Since the noise vectors wk and vk are zero-mean white noise processes their expectation vector is zero and their covariance matrices are uncorrelated at different times j and k: EE[ww kk ] = 00 (17) EE[vv kk ] = 00 (18) cccccc{ww kk, ww jj } = EE ww kk ww TT jj = QQ ww,kk δδ kkkk (19) cccccc{vv kk, vv jj } = EE vv kk vv TT jj = QQ vv,kk δδ kkkk (20) Covariance matrices are, by definition, symmetric but not necessarily diagonal: QQ ww,kk TT = {EE[ww kk ww kk TT ]} TT = EE[(ww kk ww kk TT ) TT ] = EE ww kk ww jj TT = QQ ww,kk (21) The covariance matrices QQ ww,kk and QQ vv,kk need not be stationary and can, and generally will, vary with time. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

8 3.2 Derivation The objective of the Kalman filter is to compute an unbiased a posterori estimate xx kk of the underlying process xx kk from i) extrapolation from the previous iteration's a posteriori estimate xx kk1 and ii) from the current measurement zz kk : xx kk = KK kk xx kk1 KK kk zz kk (22) The time-varying Kalman gain matrices KK kk and KK kk define the relative weightings given to the previous iteration s Kalman filter estimate KK kk and to the current measurement zz kk. If the measurements zz kk have low noise then the measurement term KK kk zz kk will have a higher weighting compared to the extrapolated component KK kk xx kk1 and vice versa. The Kalman filter is, therefore, a time varying, recursive filter. Unbiased estimate constraint (determines KK kk ) For xx kk to be an unbiased estimate of xx kk, the expectation value of the a posteriori Kalman filter error xx εε,kk must be zero: EE xx εε,kk = EE[xx kk xx kk ] = 00 (23) Subtracting xx kk from equation (22) gives: xx εε,kk = xx kk xx kk = KK kk xx kk1 KK kk zz kk xx kk (24) Substituting equation (16) for the measurement zz kk gives: xx εε,kk = KK kk xx kk1 KK kk (CC kk xx kk vv kk ) xx kk (25) Substituting for xx kk from equation (15) and rearranging gives: xx εε,kk = KK kk xx εε,kk1 xx kk1 KK kk {CC kk (AA kk xx kk1 ww kk ) vv kk } (AA kk xx kk1 ww kk ) (26) = KK kk xx εε,kk1 (KK kk CC kk AA kk AA kk KK kk )xx kk1 (KK kk CC kk II)ww kk KK kk vv kk (27) Taking the expected value of equation (27) and applying the unbiased estimate constraint gives: EE xx εε,kk = EE KK kk xx εε,kk1 EE[(KK kk CC kk AA kk AA kk KK kk )xx kk1 ] EE[(KK kk CC kk II)ww kk ] EE[KK kk vv kk ] = 00 (28) Because the noise vectors ww kk and vv kk are zero mean and uncorrelated with the Kalman matrices for the same iteration, it follows that: EE[(KK kk CC kk II)ww kk ] = EE[KK kk vv kk ] = 00 (29) All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

9 With the additional assumption that the process xx kk1 is independent of the slowly varying matrices AA kk, CC kk, KK kk and KK kk at iteration kk: EE[(KK kk CC kk AA kk AA kk KK kk )xx kk1 ] = (KK kk CC kk AA kk AA kk KK kk )EE[xx kk1 ] = 00 (30) Because xx kk is not, in general, a zero-mean process: KK kk CC kk AA kk AA kk KK kk = 00 KK kk = AA kk KK kk CC kk AA kk = (II KK kk CC kk )AA kk (31) Substituting for KK kk in equation (22) gives: xx kk = (II KK kk CC kk )AA kk xx kk1 KK kk zz kk (32) A priori estimate The a priori Kalman filter estimate xx kk is the result of applying the linear prediction matrix AA kk to the previous iteration's a posteriori estimate xx kk1 : xx kk = AA kk xx kk1 Kalman equation (A) (33) Definition of a posteriori estimate Substituting the a priori estimate xx kk from equation (33) into equation (32) gives: xx kk = (II KK kk CC kk )xx kk KK kk zz kk Kalman equation (D) (34) An equivalent form is: xx kk = xx kk KK kk (zz kk CC kk xx kk ) (35) From equation (16), the term CC kk xx kk can be interpreted as the a priori estimate zz kk of the measurement zz kk giving another form of equation (34): xx kk = xx kk KK kk (zz kk zz kk ) (36) PP kk as a function of PP kk11 The a priori and a posteriori error covariance matrices PP kk and PP kk are defined as: PP kk = cccccc{xx εε,kk, xx εε,kk } = EE xx εε,kk xx TT εε,kk = EE[(xx kk xx kk )(xx kk xx kk ) TT ] (37) PP kk = cccccc{xx εε,kk, xx εε,kk } = EE xx εε,kk xx TT εε,kk = EE[(xx kk xx kk )(xx kk xx kk ) TT ] (38) All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

10 Substituting the definitions of xx kk and xx kk into equation (37) gives an expression relating the current a priori error covariance PP kk to the previous iteration's a posteriori error covariance estimate PP kk1 : PP kk = EE[(AA kk xx kk1 AA kk xx kk1 ww kk )(AA kk xx kk1 AA kk xx kk1 ww kk ) TT ] (39) = EE[{AA kk (xx kk1 xx kk1 ) ww kk }{AA kk (xx kk1 xx kk1 ) ww kk } TT ] (40) = AA kk EE[(xx kk1 xx kk1 )(xx kk1 xx kk1 ) TT ]AA TT kk QQ (41) ww,kk PP kk = AA kk PP kk1 AA TT kk QQ ww,kk Kalman equation (B) (42) Minimum error covariance constraint (determines KK kk ) The Kalman gain matrix KK kk minimizes the a posteriori error xx εε,kk variance via the trace of the a posteriori error covariance matrix PP kk : EE xx TT εε,kk xx εε,kk = tttt(pp kk ) (43) Substituting equation (16) for zz kk into equation (32) gives a relation between the a posteriori and a priori errors: xx kk = xx εε,kk xx kk = (II KK kk CC kk ) xx εε,kk xx kk KK kk (CC kk xx kk vv kk ) (44) xx εε,kk xx kk = (II KK kk CC kk )xx εε,kk xx kk KK kk CC kk xx kk KK kk (CC kk xx kk vv kk ) (45) xx εε,kk = (II KK kk CC kk )xx εε,kk KK kk vv kk (46) Substituting this result into the definition of the a posteriori covariance matrix PP kk in equation (38) gives: PP kk = EE (II KK kk CC kk )xx εε,kk KK kk vv kk (II KK kk CC kk )xx εε,kk KK kk vv kk TT (47) = (II KK kk CC kk )EE xx εε,kk xx TT εε,kk (II KK kk CC kk ) TT KK kk EE[vv kk vv TT TT kk ]KK (48) kk = (II KK kk CC kk )PP kk (II KK kk CC kk ) TT KK kk QQ vv,kk KK kk TT (49) = PP kk PP kk CC kk TT KK kk TT KK kk CC kk PP kk KK kk CC kk PP kk CC kk TT KK kk TT KK kk QQ vv,kk KK kk TT (50) The Kalman filter gain KK kk is that which minimizes the trace of the a posteriori error covariance matrix PP kk as in equation (43): tttt(pp KK kk ) = kk KK kk tttt(pp kk ) tttt PP kk CC kk TT KK kk TT tttt(kk kk CC kk PP kk ) tttt KK kk CC kk PP kk CC kk TT KK kk TT tttt KK kk QQ vv,kk KK kk TT = 0 (51) The first term tttt(pp kk ) has no dependence on KK kk giving: All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

11 {tttt(pp kk )} KK kk = tttt(aa kkpp kk1 AA TT kk QQ ww,kk ) = 0 (52) KK kk Because a matrix trace is obviously unaffected by transposition, the second term of equation (51) can be transposed and simplified using equation (6) to give: tttt(pp kk CC kk TT KK kk TT ) KK kk = {tttt(kk kkcc kk PP kk )} = (CC KK kk PP kk ) TT = PP TT kk CC (53) kk kk The fourth term can be simplified using equations (13) and (14) exploiting the fact that the covariance matrix PP kk is symmetric: tttt(kk kk CC kk PP kk CC kk TT KK kk TT ) KK kk = KK kk CC kk PP kk CC kk TT CC kk PP kk CC kk TT TT = 2KK kk CC kk PP kk CC kk TT (54) The final term can be simplified also using equations (13) and (14) and the symmetry of QQ vv,kk to give: tttt(kk kk QQ vv,kk KK kk TT ) KK kk = 2KK kk QQ vv,kk (55) Substituting equations (52) to (55) back into equation (51) gives an expression for the optimal Kalman filter gain matrix KK kk : 2PP kk CC kk TT 2KK kk CC kk PP kk CC kk TT 2KK kk QQ vv,kk = 00 (56) KK kk CC kk PP kk CC kk TT QQ vv,kk = PP kk CC kk TT (57) KK kk = PP kk CC kk TT CC kk PP kk CC kk TT QQ vv,kk 1 Kalman equation (C) (58) PP kk as a function of PP kk Rearranging equation (57) gives: KK kk QQ vv,kk = PP kk CC kk TT KK kk CC kk PP kk CC kk TT (59) All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

12 Substituting KK kk QQ vv,kk from equation (59) into equation (49) gives: PP kk = (II KK kk CC kk )PP kk II CC kk TT KK kk TT (II KK kk CC kk )PP kk CC kk TT KK kk TT (60) = PP kk KK kk CC kk PP kk PP kk CC kk TT KK kk TT KK kk CC kk PP kk CC kk TT KK kk TT PP kk CC kk TT KK kk TT KK kk CC kk PP kk CC kk TT KK kk TT (61) PP kk = (II KK kk CC kk )PP kk Kalman equation (E) (62) This completes the derivation of the standard Kalman filter equations. 3.3 Standard Kalman Equations This section simply re-lists the key Kalman filter equations derived in the previous section. Kalman equation (A) The linear prediction (a priori) estimate xx kk is made by applying the linear prediction matrix AA kk to the previous sample s Kalman (a posteriori) filter estimate xx kk1. xx kk = AA kk xx kk1 (A) Kalman equation (B) The a priori (linear extrapolation) error covariance matrix PP kk is then updated using the model matrix AA kk and the noise matrix QQ ww,kk. PP kk = AA kk PP kk1 AA TT kk QQ ww,kk (B1) Kalman equations (B) and (E) can be combined to give a recursive update of PP kk without explicit calculation of the a posteriori error covariance matrix PP kk in Kalman equation (E): PP kk = AA kk (II KK kk1 CC kk1 )PP kk1 AA TT kk QQ ww,kk (B2) The only purpose of PP kk is to permit the calculation of the Kalman gain matrix KK kk for the determination of the a posteriori estimate xx kk. Kalman equation (C) The Kalman filter gain matrix KK kk is updated: KK kk = PP kk CC kk TT CC kk PP kk CC kk TT QQ vv,kk 1 (C) All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

13 Kalman equation (D) The Kalman filter (a posteriori) estimate xx kk is computed from the current a priori estimate xx kk and the current measurement zz kk. xx kk = xx kk KK kk (zz kk CC kk xx kk ) = (II KK kk CC kk )xx kk KK kk zz kk (D) Kalman equation (E) The a posteriori Kalman error covariance matrix PP kk is updated and ready for the next iteration. This equation can be skipped if PP kk is updated recursively. PP kk = (II KK kk CC kk )PP kk (E) 3.4 Limiting Cases From equation (C), as the measurement noise covariance QQ vv,kk decreases relative to the process noise covariance QQ ww,kk, the Kalman gain matrix KK kk satisfies: KK kk CC kk PP kk CC kk TT = PP kk CC kk TT KK kk CC kk = II (63) Using equation (D), the a posteriori estimate xx kk is then only dependent on the measurement zz kk : xx kk = (II KK kk CC kk )xx kk KK kk zz kk = KK kk zz kk (64) As the measurement noise covariance QQ vv,kk increases relative to the process noise covariance QQ ww,kk, the Kalman gain matrix KK kk approaches zero: KK kk = PP kk CC kk TT QQ vv,kk 1 = 00 (65) The a posteriori process estimate xx kk then approximates the a priori estimate xx kk : xx kk = xx kk KK kk (zz kk CC kk xx kk ) = xx kk (66) All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

14 4. Legal information 4.1 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. 4.2 Disclaimers Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in NXP data sheets and/ or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/salestermsandconditions. 4.3 Trademarks Notice: All referenced brands, product names, service names and trademarks are property of their respective owners. NXP, the NXP logo, Freescale, and the Freescale logo are trademarks of NXP B.V. ARM and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev June of 15

15 5. Contents 1. Introduction Terminology Mathematical Lemmas Lemma Lemma Lemma Kalman Filter Derivation Process Model Derivation Standard Kalman Equations Limiting Cases Legal information Definitions Disclaimers Trademarks Contents Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'. NXP B.V All rights reserved. For more information, visit: Date of release: 21 June 2016 Document identifier:

i.mx 6 Temperature Sensor Module

i.mx 6 Temperature Sensor Module NXP Semiconductors Document Number: AN5215 Application Note Rev. 1, 03/2017 i.mx 6 Temperature Sensor Module 1. Introduction All the i.mx6 series application processors use the same temperature sensor

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86. Rev. 04 20 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G86 and 74HCT1G86 are high-speed Si-gate CMOS devices. They provide a 2-input EXCLUSIVE-OR function.

More information

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package.

Dual rugged ultrafast rectifier diode, 20 A, 150 V. Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package. Rev. 04 2 March 2009 Product data sheet 1. Product profile 1.1 General description Ultrafast dual epitaxial rectifier diode in a SOT78 (TO-220AB) plastic package. 1.2 Features and benefits High reverse

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 2 3 November 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.

Dual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package. Rev. 2 15 September 211 Product data sheet 1. Product profile 1.1 General description Two N-channel symmetrical junction field-effect transistors in a SOT363 package. CAUTION This device is sensitive to

More information

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage Rev. 2 12 March 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors Rev. 2 6 July 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

PHP110NQ08T. N-channel TrenchMOS standard level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET Rev. 2 12 October 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

PHB108NQ03LT. N-channel TrenchMOS logic level FET

PHB108NQ03LT. N-channel TrenchMOS logic level FET Rev. 4 2 February 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder Rev. 06 25 November 2009 Product data sheet 1. General description 2. Features 3. Applications The is a 4-bit, a 4-bit BCO to octal decoder with active LOW enable or an 8-output (Y0 to Y7) inverting demultiplexer.

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

4-bit magnitude comparator

4-bit magnitude comparator Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than

More information

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors Rev. 2 15 December 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS

More information

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches with supplementary switches Rev. 03 16 December 2009 Product data sheet 1. General description 2. Features 3. Applications 4. Ordering information The is a dual 3-channel analog multiplexer/demultiplexer

More information

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE.  use Rev. 4 2 November 27 Product data sheet IMPORTANT NOTICE Dear customer, As from October st, 26 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Quad 2-input ND gate Rev. 03 6 pril 2009 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC0

More information

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI) Rev. 2 31 July 28 Product data sheet 1. Product profile 1.1 General description Passivated ultra sensitive gate thyristor in a SOT54 plastic package. 1.2 Features Ultra sensitive gate Direct interfacing

More information

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers Rev. 4 24 February 29 Product data sheet 1. Product profile 1.1 General description Ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package. Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device

More information

74AHC1G00; 74AHCT1G00

74AHC1G00; 74AHCT1G00 74HC1G00; 74HCT1G00 Rev. 06 30 May 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G00 and 74HCT1G00 are high-speed Si-gate CMOS devices. They provide a 2-input

More information

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

BF556A; BF556B; BF556C

BF556A; BF556B; BF556C SOT23 Rev. 4 5 September 2 Product data sheet. Product profile. General description N-channel symmetrical silicon junction field-effect transistors in a SOT23 package. CAUTION This device is sensitive

More information

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop Rev. 8 2 November 20 Product data sheet. General description 2. Features and benefits 3. pplications The is a quad edge-triggered D-type flip-flop with four data inputs (D0 to D3), a clock input (CP),

More information

The 74LVC1G02 provides the single 2-input NOR function.

The 74LVC1G02 provides the single 2-input NOR function. Rev. 07 18 July 2007 Product data sheet 1. General description 2. Features The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use

More information

74HC280; 74HCT bit odd/even parity generator/checker

74HC280; 74HCT bit odd/even parity generator/checker Rev. 3 15 September 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a 9-bit parity generator or checker. Both even and odd parity outputs are available.

More information

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using Rev. 24 March 29 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package

More information

The 74LV32 provides a quad 2-input OR function.

The 74LV32 provides a quad 2-input OR function. Rev. 03 9 November 2007 Product data sheet. General description 2. Features 3. Ordering information The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC32 and 74HCT32.

More information

Using the Xtrinsic FXLS8471Q Accelerometer Vector-Magnitude Function

Using the Xtrinsic FXLS8471Q Accelerometer Vector-Magnitude Function Freescale Semiconductor Document Number: AN4692 Application Note Rev. 0, 11/2013 Using the Xtrinsic FXLS8471Q Accelerometer Vector-Magnitude Function by: Talat Ozyagcilar Applications Engineer 1 Introduction

More information

The 74LV08 provides a quad 2-input AND function.

The 74LV08 provides a quad 2-input AND function. Rev. 4 8 December 2015 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC08 and 74HCT08. The provides a quad 2-input AND function.

More information

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate Rev. 3 5 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a triple 3-input NAND gate. Inputs include clamp diodes that enable the use of current

More information

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger Rev. 01 31 ugust 2009 Product data sheet 1. General description 2. Features 3. pplications is a high-speed Si-gate CMOS device. It provides an inverting buffer function with Schmitt trigger action. This

More information

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1. Rev. 2 8 June 26 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2

More information

BUK A. N-channel TrenchMOS standard level FET

BUK A. N-channel TrenchMOS standard level FET Rev. 2 31 July 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

BCM857BV; BCM857BS; BCM857DS

BCM857BV; BCM857BS; BCM857DS BCM857BV; BCM857BS; BCM857DS Rev. 05 27 June 2006 Product data sheet 1. Product profile 1.1 General description in small Surface-Mounted Device (SMD) plastic packages. The transistors are fully isolated

More information

OEM Silicon Pressure Die

OEM Silicon Pressure Die OEM Silicon Pressure Die SM9520 Series FEATURES High volume, cost effective Gauge configuration Constant current or constant voltage drive Millivolt output Available in 0.15, 0.60 & 1.50 PSIG full-scale

More information

Small Gage Pressure Sensor

Small Gage Pressure Sensor Small Gage Pressure Sensor FEATURES Improved stability with integrated field shields Small SO8 surface-mount package 90 millivolt output Constant current or constant voltage drive Ported configuration

More information

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter Rev. 7 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a 7-stage binary ripple counter with a clock input (CP), and overriding asynchronous master

More information

PDM6UT20V08E N-Channel and P-Channel,20V,Small signal MOSFET

PDM6UT20V08E N-Channel and P-Channel,20V,Small signal MOSFET N-Channel and P-Channel,2V,Small signal MOSFET Description The enhancement mode MOS is extremely high density cell and low on-resistance. D1 G2 S2 MOSFET Product Summary V DS (V) R DS(on) (Ω) I D (A).3@

More information

2-input EXCLUSIVE-OR gate

2-input EXCLUSIVE-OR gate Rev. 01 7 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input EXCLUSIVE-OR function. Symmetrical output

More information

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate Rev. 5 14 March 2018 Product data sheet 1 General description 2 Features 3 Ordering information Table 1. Ordering information Type number 74HC1G08GW 74HCT1G08GW 74HC1G08GV 74HCT1G08GV The is a single.

More information

Calibrating an ecompass in the Presence of Hard and Soft-Iron Interference by: Talat Ozyagcilar Applications Engineer

Calibrating an ecompass in the Presence of Hard and Soft-Iron Interference by: Talat Ozyagcilar Applications Engineer Freescale Semiconductor Application Note Document Number: AN4246 Rev. 3, 04/2013 Calibrating an ecompass in the Presence of Hard and Soft-Iron Interference by: Talat Ozyagcilar Applications Engineer 1

More information

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers. Rev. 01 6 October 2006 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. The provides two buffers. Wide supply voltage range from 2.0

More information

Small Absolute Pressure Sensor

Small Absolute Pressure Sensor Small Absolute Pressure Sensor SM5420E Series FEATURES Improved stability with integrated field shields Small SO8 surface-mount package 95 millivolt span Constant current or constant voltage drive or non-ported

More information

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate Rev. 4 17 September 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 4-input NOR gate. Inputs also include clamp diodes that enable the use

More information

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC126; 74HCT126. Quad buffer/line driver; 3-state Rev. 3 22 September 2014 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad buffer/line driver with 3-state outputs controlled by the output enable

More information

Small, Gauge Pressure Sensor

Small, Gauge Pressure Sensor Small, Gauge Pressure Sensor SM5G-GG Series FEATURES Improved stability with integrated field shields Small SO8 surface-mount package 90 millivolt output Constant current or constant voltage drive Ported

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function. Rev. 03 September 200 Product data sheet. General description 2. Features 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin compatible

More information

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package. Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2

More information

Low Pressure Sensor Amplified Analog Output SM6295-BCM-S

Low Pressure Sensor Amplified Analog Output SM6295-BCM-S Low Pressure Sensor Amplified Analog Output SM6295-BCM-S-040-000 FEATURES Pressure range from 0 to 40 cmh 2 O 5.0 V operation Amplified analog output (10 to 90%Vdd) Compensated temperature range: 0 to

More information

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer Rev. 5 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 1 22 April 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This

More information

5-stage Johnson decade counter

5-stage Johnson decade counter Rev. 06 5 November 2009 Product data sheet 1. General description The is a with ten spike-free decoded active HIGH outputs (Q0 to Q9), an active LOW carry output from the most significant flip-flop (Q5-9),

More information

Low-power dual Schmitt trigger inverter

Low-power dual Schmitt trigger inverter Rev. 1 9 October 2014 Product data sheet 1. General description The is a dual inverter with Schmitt-trigger inputs. It transforms slowly changing input signals into sharply defined, jitter-free output

More information

1-to-64 bit variable length shift register

1-to-64 bit variable length shift register Rev. 6 18 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a static clocked serial shift register whose length may be programmed to be any

More information

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor Rev. 0 November 2009 Product data sheet. Product profile. General description NPN high-voltage low V CEsat Breakthrough In Small Signal (BISS) transistor in a medium power SOT223 (SC-73) Surface-Mounted

More information

Octal buffer/line driver; 3-state

Octal buffer/line driver; 3-state Rev. 4 1 March 2016 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC244 and 74HCT244. The is an octal non-inverting buffer/line

More information

AND8149/D. Understanding and Using the NCV1124 VR Sensor Interface APPLICATION NOTE

AND8149/D. Understanding and Using the NCV1124 VR Sensor Interface APPLICATION NOTE Understanding and Using the VR Sensor Interface APPLICATION NOTE The offers a dual channel low component count interface solution for ground referenced variable reluctance sensors. The product is easy

More information

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function. Rev. 04 2 May 2008 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

BCD to 7-segment latch/decoder/driver

BCD to 7-segment latch/decoder/driver Rev. 04 17 March 2009 Product data sheet 1. General description The is a for liquid crystal and LED displays. It has four address inputs (D0 to D3), an active LOW latch enable input (LE), an active HIGH

More information

Dual 2-to-4 line decoder/demultiplexer

Dual 2-to-4 line decoder/demultiplexer 74LV9 Rev. 04 December 007 Product data sheet. General description. Features. Ordering information The 74LV9 is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC9 and 74HCT9.

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate Rev. 3 3 September 2012 Product data sheet 1. General description 2. Features and benefits The is a dual 4-input NND gate. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 207 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge Rev. 2 9 March 21 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This

More information

N-channel TrenchMOS standard level FET

N-channel TrenchMOS standard level FET Rev. 2 27 November 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

SM98A Harsh Media Backside Absolute Pressure Series

SM98A Harsh Media Backside Absolute Pressure Series SM98A Harsh Media Backside Absolute Pressure Series SM98A Series FEATURES Pressure Range: 10 Bar (145 PSIA), 20 Bar (290 PSIA) On-Board temperature sensing diode Small die (1.2 mm x 1.33 mm) Backside entry

More information

NXP 74HC_HCT1G00 2-input NAND gate datasheet

NXP 74HC_HCT1G00 2-input NAND gate datasheet NXP 74HC_HCT1G00 datasheet http://www.manuallib.com/nxp/74hc-hct1g00-2-input-nand-gate-datasheet.html The is a single. Inputs include clamp diodes that enable the use of current limiting resistors to interface

More information

Large Scale Data Analysis Using Deep Learning

Large Scale Data Analysis Using Deep Learning Large Scale Data Analysis Using Deep Learning Linear Algebra U Kang Seoul National University U Kang 1 In This Lecture Overview of linear algebra (but, not a comprehensive survey) Focused on the subset

More information

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers. Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage

More information

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Rev. 2 4 March 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

More information

AN922 Application note

AN922 Application note Application note Using a Super Cap to back up the M41T56, M41T00 M41T11, M41T81, M41T94, and M41ST84W (16-pin) Introduction The M41T56, M41T00, M41T11, M41T81, M41T94, and M41ST84W (16-pin) real-time clocks

More information

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state Rev. 5 17 November 2011 Product data sheet 1. General description The is 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications.

More information

8-bit parallel-in/serial-out shift register

8-bit parallel-in/serial-out shift register Rev. 7 9 March 2016 Product data sheet 1. General description The is an 8-bit parallel-load or serial-in shift register with complementary serial outputs (Q7 and Q7) available from the last stage. When

More information

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger Rev. 4 12 May 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are hex positive edge-triggered D-type flip-flops with individual data inputs (Dn) and

More information

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting Rev. 3 9 August 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a hex inverting buffer/line driver with 3-state outputs controlled by the output enable

More information

N-channel TrenchMOS logic level FET

N-channel TrenchMOS logic level FET Rev. 3 29 February 28 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using Nexperia High-Performance

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function. Rev. 3 27 ugust 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are high-speed Si-gate CMOS devices that comply with JEDEC standard no. 7. They are pin

More information

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation: Rev. 02 15 May 2008 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified in compliance

More information

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74LV General description. 2. Features. 8-bit addressable latch

74LV General description. 2. Features. 8-bit addressable latch Rev. 03 2 January 2008 Product data sheet. General description 2. Features The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC259 and 74HCT259. The is a high-speed designed

More information

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance Rev. 2 8 July 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This

More information

Medium Pressure Sensor Analog Output

Medium Pressure Sensor Analog Output Medium Pressure Sensor Analog Output SM6844-015-A-B-5-S FEATURES Analog pressure calibrated and temperature compensated output Amplified analog output Compensated temperature range: 0 to 85oC Absolute

More information

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses Rev. 1 16 June 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a wide

More information

74AHC1G14; 74AHCT1G14

74AHC1G14; 74AHCT1G14 Rev. 6 18 May 29 Product data sheet 1. General description 2. Features 3. pplications 74HC1G14 and 74HCT1G14 are high-speed Si-gate CMOS devices. They provide an inverting buffer function with Schmitt

More information

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption. Rev. 3 16 August 2013 Product data sheet 1. General description The is a 16-bit edge triggered flip-flop featuring separate D-type inputs for each flip-flop and 3-state outputs for bus-oriented applications.

More information

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description The is a 1-of-2 non-inverting demultiplexer with a 3-state output. The

More information

AN2970 Application note

AN2970 Application note Application note Principles of capacitive touch and proximity sensing technology The objective of this document is to present the principles of capacitive sensing and charge transfer used in STMicroelectronics

More information

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting Rev. 3 21 January 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit inverting buffer/line driver with 3-state outputs. The device features

More information

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate Rev. 4 31 August 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information Type number Package The is a low-voltage Si-gate CMOS device

More information

Low-power Schmitt trigger inverter

Low-power Schmitt trigger inverter Rev. 1 28 August 2014 Product data sheet 1. General description The is a single inverter with Schmitt trigger input. It transforms slowly changing input signals into sharply defined, jitter-free output

More information

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate 8-input NND gate Rev. 6 27 December 2012 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-input NND gate. Inputs include clamp diodes. This enables

More information

74HC151-Q100; 74HCT151-Q100

74HC151-Q100; 74HCT151-Q100 Rev. 2 11 February 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The are 8-bit multiplexer with eight binary inputs (I0 to I7), three select inputs (S0

More information

Dual buffer/line driver; 3-state

Dual buffer/line driver; 3-state Rev. 2 8 May 2013 Product data sheet 1. General description The is a high-speed Si-gate CMOS devices. This device provides a dual non-inverting buffer/line driver with 3-state output. The 3-state output

More information

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic

More information