Generate i/o load on your vm and use iostat to demonstrate the increased in i/o
|
|
- Roberta Nelson
- 6 years ago
- Views:
Transcription
1 Jae Sook Lee SP17 CSIT Dr. Chris Leberknight iostat Generate i/o load on your vm and use iostat to demonstrate the increased in i/o Terminal # 1 iostat -c -d -t > JaeSookLee_iostat<number>.txt -c <option>: Display only the CPU usage statistics -d <option>: Displays only the disk i/o statistics -t <option>: Timestamp information display current time, Terminal # 2 dd if=/dev/zero of=/root/testfile bs=512 count=1000 oflag=dsync dd stand for data duplicator: used to monitor the writing performance of disk device on linux <if=/dev/input.file> if stand for input-file: this is source from where you want to copy data <of=/path/to/output.file> of stands for output-file: this is source from where you want to write/paste data 1
2 <bs=block-size> set the size of block that dd to use. <count=number-of-blocks> the number of blocks you want dd to read <oflag=dsyn> use for synchronized i/o for data. It will get rid of caching and gives accurate results. iostate outputs The output of 3 different block-sizes, 350, 750, and 1050 are captured by command iostat -c -d -t > JaeSookLeeiostate<blocksize>.txt which included CPU usage, disk i/o statistic, and time options. It collected data every 2 second and 100 times. As I mentioned above, the size of block writing performance of local disk device. All of them has increased CPU activities whish is %idle CPU percentage of time and %iowait. In this iostat generate case, %kb_written is mostly changed which is total amount of data written from the device and %tps which is transfers per second. In summary, Each blocks, 350,750, and 1050, doesn t decrease time which means hard drive took the same time to write regardless size of blocks. %iowait displays CPU wait until hard drive writing. In this case, CPU wait time is increased and close to approximately 99% to 100%. CPU writing time is much faster than hard drive writing. Even if increase number of job, block size, CPU wait time is faster than hard drive. Terminal #1 iostat1050.txt Terminal #2 dd if=/dev/zero of=/root/testfile bs=1050 count=1000 oflag=dsync Linux generic (u20) 02/22/2017 _i686_ (1 CPU) 02/22/ :50:15 PM 02/22/ :50:17 PM vda dm /22/ :50:19 PM vda dm /22/ :50:21 PM
3 vda dm /22/ :50:23 PM vda dm /22/ :50:25 PM vda dm /22/ :50:27 PM vda dm /22/ :50:29 PM vda dm /22/ :50:31 PM vda dm /22/ :50:33 PM vda dm /22/ :50:35 PM vda dm
4 02/22/ :50:37 PM vda dm /22/ :50:39 PM vda dm /22/ :50:41 PM vda dm /22/ :50:43 PM vda dm /22/ :50:45 PM vda dm /22/ :50:47 PM vda dm /22/ :50:49 PM vda dm /22/ :50:51 PM
5 vda dm /22/ :50:53 PM 02/22/ :50:55 PM Terminal #1 iostat750.txt Terminal #2 dd if=/dev/zero of=/root/testfile bs=750 count=1000 oflag=dsync Linux generic (u20) 02/22/2017 _i686_ (1 CPU) 02/22/ :53:40 PM 02/22/ :53:42 PM vda dm /22/ :53:44 PM vda dm /22/ :53:46 PM vda dm
6 02/22/ :53:48 PM vda dm /22/ :53:50 PM vda dm /22/ :53:52 PM vda dm /22/ :53:54 PM vda dm /22/ :53:56 PM vda dm /22/ :53:58 PM vda dm /22/ :54:00 PM vda dm /22/ :54:02 PM 6
7 vda dm /22/ :54:04 PM vda dm /22/ :54:06 PM vda dm /22/ :54:08 PM vda dm /22/ :54:10 PM vda dm /22/ :54:12 PM vda dm /22/ :54:14 PM vda dm /22/ :54:16 PM vda dm
8 02/22/ :54:18 PM vda dm /22/ :54:20 PM 02/22/ :54:22 PM Terminal #1 iostat350.txt Terminal #2 dd if=/dev/zero of=/root/testfile bs=350 count=1000 oflag=dsync Linux generic (u20) 02/22/2017 _i686_ (1 CPU) 02/22/ :55:30 PM /22/ :55:32 PM vda dm /22/ :55:34 PM vda dm /22/ :55:36 PM
9 vda dm /22/ :55:38 PM vda dm /22/ :55:40 PM vda dm /22/ :55:42 PM vda dm /22/ :55:44 PM vda dm /22/ :55:46 PM vda dm /22/ :55:48 PM vda dm /22/ :55:50 PM vda dm
10 02/22/ :55:52 PM vda dm /22/ :55:54 PM vda dm /22/ :55:56 PM vda dm /22/ :55:58 PM vda dm /22/ :56:00 PM vda dm /22/ :56:02 PM vda dm /22/ :56:04 PM vda dm /22/ :56:06 PM 10
11 vda dm /22/ :56:08 PM vda dm /22/ :56:10 PM vda dm /22/ :56:12 PM vda
Inspecting a multi-everything Linux system. Aurimas Mikalauskas Zabbix Conference September 12-13, 2014
Inspecting a multi-everything Linux system Aurimas Mikalauskas Zabbix Conference September 12-13, 2014 3 LOAD AVERAGE LOAD AVERAGE DISK I/O IT S JUST a system. MyISAM MongoDB FreeBSD MySQL Linux SAN Squid
More informationAdministrivia. Course Objectives. Overview. Lecture Notes Week markem/cs333/ 2. Staff. 3. Prerequisites. 4. Grading. 1. Theory and application
Administrivia 1. markem/cs333/ 2. Staff 3. Prerequisites 4. Grading Course Objectives 1. Theory and application 2. Benefits 3. Labs TAs Overview 1. What is a computer system? CPU PC ALU System bus Memory
More informationDeadlock. CSE 2431: Introduction to Operating Systems Reading: Chap. 7, [OSC]
Deadlock CSE 2431: Introduction to Operating Systems Reading: Chap. 7, [OSC] 1 Outline Resources Deadlock Deadlock Prevention Deadlock Avoidance Deadlock Detection Deadlock Recovery 2 Review: Synchronization
More informationCOMP9334 Capacity Planning for Computer Systems and Networks
COMP9334 Capacity Planning for Computer Systems and Networks Week 2: Operational Analysis and Workload Characterisation COMP9334 1 Last lecture Modelling of computer systems using Queueing Networks Open
More informationCPU scheduling. CPU Scheduling
EECS 3221 Operating System Fundamentals No.4 CPU scheduling Prof. Hui Jiang Dept of Electrical Engineering and Computer Science, York University CPU Scheduling CPU scheduling is the basis of multiprogramming
More informationCSE 380 Computer Operating Systems
CSE 380 Computer Operating Systems Instructor: Insup Lee & Dianna Xu University of Pennsylvania, Fall 2003 Lecture Note 3: CPU Scheduling 1 CPU SCHEDULING q How can OS schedule the allocation of CPU cycles
More informationNEC PerforCache. Influence on M-Series Disk Array Behavior and Performance. Version 1.0
NEC PerforCache Influence on M-Series Disk Array Behavior and Performance. Version 1.0 Preface This document describes L2 (Level 2) Cache Technology which is a feature of NEC M-Series Disk Array implemented
More informationUsing a Microcontroller to Study the Time Distribution of Counts From a Radioactive Source
Using a Microcontroller to Study the Time Distribution of Counts From a Radioactive Source Will Johns,Eduardo Luiggi (revised by Julia Velkovska, Michael Clemens September 11, 2007 Abstract In this lab
More informationFACTORS AFFECTING CONCURRENT TRUNCATE
T E C H N I C A L N O T E FACTORS AFFECTING CONCURRENT TRUNCATE DURING BATCH PROCESSES Prepared By David Kurtz, Go-Faster Consultancy Ltd. Technical Note Version 1.00 Thursday 2 April 2009 (E-mail: david.kurtz@go-faster.co.uk,
More informationAnalysis of Software Artifacts
Analysis of Software Artifacts System Performance I Shu-Ngai Yeung (with edits by Jeannette Wing) Department of Statistics Carnegie Mellon University Pittsburgh, PA 15213 2001 by Carnegie Mellon University
More informationCPU Scheduling. CPU Scheduler
CPU Scheduling These slides are created by Dr. Huang of George Mason University. Students registered in Dr. Huang s courses at GMU can make a single machine readable copy and print a single copy of each
More informationPerformance Metrics for Computer Systems. CASS 2018 Lavanya Ramapantulu
Performance Metrics for Computer Systems CASS 2018 Lavanya Ramapantulu Eight Great Ideas in Computer Architecture Design for Moore s Law Use abstraction to simplify design Make the common case fast Performance
More informationLecture 16 More Profiling: gperftools, systemwide tools: oprofile, perf, DTrace, etc.
Lecture 16 More Profiling: gperftools, systemwide tools: oprofile, perf, DTrace, etc. ECE 459: Programming for Performance March 6, 2014 Part I gperftools 2 / 49 Introduction to gperftools Google Performance
More informationCOMP9334: Capacity Planning of Computer Systems and Networks
COMP9334: Capacity Planning of Computer Systems and Networks Week 2: Operational analysis Lecturer: Prof. Sanjay Jha NETWORKS RESEARCH GROUP, CSE, UNSW Operational analysis Operational: Collect performance
More informationOperational Laws Raj Jain
Operational Laws 33-1 Overview What is an Operational Law? 1. Utilization Law 2. Forced Flow Law 3. Little s Law 4. General Response Time Law 5. Interactive Response Time Law 6. Bottleneck Analysis 33-2
More informationISSP User Guide CY3207ISSP. Revision C
CY3207ISSP ISSP User Guide Revision C Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights Copyrights
More informationww.padasalai.net
t w w ADHITHYA TRB- TET COACHING CENTRE KANCHIPURAM SUNDER MATRIC SCHOOL - 9786851468 TEST - 2 COMPUTER SCIENC PG - TRB DATE : 17. 03. 2019 t et t et t t t t UNIT 1 COMPUTER SYSTEM ARCHITECTURE t t t t
More informationProcess Scheduling. Process Scheduling. CPU and I/O Bursts. CPU - I/O Burst Cycle. Variations in Bursts. Histogram of CPU Burst Times
Scheduling The objective of multiprogramming is to have some process running all the time The objective of timesharing is to have the switch between processes so frequently that users can interact with
More informationLECTURE 10 MONITORING
SYSTEM ADMINISTRATION MTAT.08.021 LECTURE 10 MONITORING Prepared By: Amnir Hadachi and Artjom Lind University of Tartu, Institute of Computer Science amnir.hadachi@ut.ee / artjom.lind@ut.ee 1 OUTLINE 1.Goal
More informationToday s Agenda: 1) Why Do We Need To Measure The Memory Component? 2) Machine Pool Memory / Best Practice Guidelines
Today s Agenda: 1) Why Do We Need To Measure The Memory Component? 2) Machine Pool Memory / Best Practice Guidelines 3) Techniques To Measure The Memory Component a) Understanding Your Current Environment
More informationAs a general discussion, performance is much too broad for a single book, let alone a
60155158_CH04_p107-158.qxd 4/5/06 2:00 AM Page 107 4 Performance As a general discussion, performance is much too broad for a single book, let alone a single chapter. However, in this chapter we narrow
More informationConvolution Algorithm
Convolution Algorithm Raj Jain Washington University in Saint Louis Saint Louis, MO 63130 Jain@cse.wustl.edu Audio/Video recordings of this lecture are available at: http://www.cse.wustl.edu/~jain/cse567-08/
More informationCPU SCHEDULING RONG ZHENG
CPU SCHEDULING RONG ZHENG OVERVIEW Why scheduling? Non-preemptive vs Preemptive policies FCFS, SJF, Round robin, multilevel queues with feedback, guaranteed scheduling 2 SHORT-TERM, MID-TERM, LONG- TERM
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationChe-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University
Che-Wei Chang chewei@mail.cgu.edu.tw Department of Computer Science and Information Engineering, Chang Gung University } 2017/11/15 Midterm } 2017/11/22 Final Project Announcement 2 1. Introduction 2.
More informationI/O Devices. Device. Lecture Notes Week 8
I/O Devices CPU PC ALU System bus Memory bus Bus interface I/O bridge Main memory USB Graphics adapter I/O bus Disk other devices such as network adapters Mouse Keyboard Disk hello executable stored on
More informationArup Nanda Starwood Hotels
Arup Nanda Starwood Hotels Why Analyze The Database is Slow! Storage, CPU, memory, runqueues all affect the performance Know what specifically is causing them to be slow To build a profile of the application
More informationScheduling I. Today. Next Time. ! Introduction to scheduling! Classical algorithms. ! Advanced topics on scheduling
Scheduling I Today! Introduction to scheduling! Classical algorithms Next Time! Advanced topics on scheduling Scheduling out there! You are the manager of a supermarket (ok, things don t always turn out
More informationConstruction Operation Simulation
Construction Operation Simulation Lecture #8 Output analysis Amin Alvanchi, PhD Construction Engineering and Management Department of Civil Engineering, Sharif University of Technology Outline 2 Introduction
More informationUC Santa Barbara. Operating Systems. Christopher Kruegel Department of Computer Science UC Santa Barbara
Operating Systems Christopher Kruegel Department of Computer Science http://www.cs.ucsb.edu/~chris/ Many processes to execute, but one CPU OS time-multiplexes the CPU by operating context switching Between
More informationCS 453 Operating Systems. Lecture 7 : Deadlock
CS 453 Operating Systems Lecture 7 : Deadlock 1 What is Deadlock? Every New Yorker knows what a gridlock alert is - it s one of those days when there is so much traffic that nobody can move. Everything
More informationMeasurement & Performance
Measurement & Performance Timers Performance measures Time-based metrics Rate-based metrics Benchmarking Amdahl s law Topics 2 Page The Nature of Time real (i.e. wall clock) time = User Time: time spent
More informationMeasurement & Performance
Measurement & Performance Topics Timers Performance measures Time-based metrics Rate-based metrics Benchmarking Amdahl s law 2 The Nature of Time real (i.e. wall clock) time = User Time: time spent executing
More informationOperational Laws 33-1
Operational Laws Raj Jain Washington University in Saint Louis Jain@eecs.berkeley.edu or Jain@wustl.edu A Mini-Course offered at UC Berkeley, Sept-Oct 2012 These slides and audio/video recordings are available
More informationIntroduction to Google Drive Objectives:
Introduction to Google Drive Objectives: Learn how to access your Google Drive account Learn to create new documents using Google Drive Upload files to store on Google Drive Share files and folders with
More informationCS 550 Operating Systems Spring CPU scheduling I
1 CS 550 Operating Systems Spring 2018 CPU scheduling I Process Lifecycle Ready Process is ready to execute, but not yet executing Its waiting in the scheduling queue for the CPU scheduler to pick it up.
More informationVibro-acoustic Analysis for Noise Reduction of Electric Machines
Vibro-acoustic Analysis for Noise Reduction of Electric Machines From Flux to OptiStruct Example : Synchronous Machine Flux 2D coupling to OptiStruct Patrick LOMBARD Application Team Manager Patrick.Lombard@cedrat.com
More informationFrom Sequential Circuits to Real Computers
1 / 36 From Sequential Circuits to Real Computers Lecturer: Guillaume Beslon Original Author: Lionel Morel Computer Science and Information Technologies - INSA Lyon Fall 2017 2 / 36 Introduction What we
More informationTDDB68 Concurrent programming and operating systems. Lecture: CPU Scheduling II
TDDB68 Concurrent programming and operating systems Lecture: CPU Scheduling II Mikael Asplund, Senior Lecturer Real-time Systems Laboratory Department of Computer and Information Science Copyright Notice:
More informationIntroduction to ArcGIS Server Development
Introduction to ArcGIS Server Development Kevin Deege,, Rob Burke, Kelly Hutchins, and Sathya Prasad ESRI Developer Summit 2008 1 Schedule Introduction to ArcGIS Server Rob and Kevin Questions Break 2:15
More informationDynamic Scheduling with Genetic Programming
Dynamic Scheduling with Genetic Programming Domago Jakobović, Leo Budin domago.akobovic@fer.hr Faculty of electrical engineering and computing University of Zagreb Introduction most scheduling problems
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationCRYSTAL in parallel: replicated and distributed (MPP) data. Why parallel?
CRYSTAL in parallel: replicated and distributed (MPP) data Roberto Orlando Dipartimento di Chimica Università di Torino Via Pietro Giuria 5, 10125 Torino (Italy) roberto.orlando@unito.it 1 Why parallel?
More informationRRQR Factorization Linux and Windows MEX-Files for MATLAB
Documentation RRQR Factorization Linux and Windows MEX-Files for MATLAB March 29, 2007 1 Contents of the distribution file The distribution file contains the following files: rrqrgate.dll: the Windows-MEX-File;
More informationAssignment 2: Conformation Searching (50 points)
Chemistry 380.37 Fall 2015 Dr. Jean M. Standard September 16, 2015 Assignment 2: Conformation Searching (50 points) In this assignment, you will use the Spartan software package to investigate some conformation
More informationScheduling I. Today Introduction to scheduling Classical algorithms. Next Time Advanced topics on scheduling
Scheduling I Today Introduction to scheduling Classical algorithms Next Time Advanced topics on scheduling Scheduling out there You are the manager of a supermarket (ok, things don t always turn out the
More informationLSN 15 Processor Scheduling
LSN 15 Processor Scheduling ECT362 Operating Systems Department of Engineering Technology LSN 15 Processor Scheduling LSN 15 FCFS/FIFO Scheduling Each process joins the Ready queue When the current process
More informationEDF Feasibility and Hardware Accelerators
EDF Feasibility and Hardware Accelerators Andrew Morton University of Waterloo, Waterloo, Canada, arrmorton@uwaterloo.ca Wayne M. Loucks University of Waterloo, Waterloo, Canada, wmloucks@pads.uwaterloo.ca
More informationOperational Laws. Operational Laws. Overview. Operational Quantities
Operational Laws Raj Jain Washington University in Saint Louis Jain@eecs.berkeley.edu or Jain@wustl.edu Mini-Course offered at UC erkeley, Sept-Oct 2012 These slides and audio/video recordings are available
More informationETH Beowulf day January 31, Adrian Biland, Zhiling Chen, Derek Feichtinger, Christoph Grab, André Holzner, Urs Langenegger
CMS SM Meeting Nov 28 2005 Analysis and simulation of proton-proton collision data at LHC ETH Beowulf day January 31, 2006 Adrian Biland, Zhiling Chen, Derek Feichtinger, Christoph Grab, André Holzner,
More informationCalibration Routine. Store in HDD. Switch "Program Control" Ref 1/ Ref 2 Manual Automatic
4.2 IMPLEMENTATION LABVIEW 4.2.1 LabVIEW features LabVIEW (short for Laboratory Virtual Instrument Engineering Workbench) originally released for the Apple Macintosh in 1986. It is a highly productive
More informationRandom Number Generation Is Getting Harder It s Time to Pay Attention
SESSION ID: PDAC-F03 Random Number Generation Is Getting Harder It s Time to Pay Attention Richard Moulds General Manager Whitewood Richard Hughes Laboratory Fellow (Retired) Los Alamos National Laboratory
More informationSimpleDreamEQ2. Upgrade kit equatorial mounts Synta EQ2, Celestron CG3. User guide. Micro GoTo system. Micro GoTo system
SimpleDreamEQ2 Upgrade kit equatorial mounts Synta EQ2, Celestron CG3 User guide Micro GoTo system Micro GoTo system AstroGadget 2017 1. DESCRIPTION The kit consists of a control unit and a set of drives
More informationFundamentals of Computational Science
Fundamentals of Computational Science Dr. Hyrum D. Carroll August 23, 2016 Introductions Each student: Name Undergraduate school & major Masters & major Previous research (if any) Why Computational Science
More informationReal-time operating systems course. 6 Definitions Non real-time scheduling algorithms Real-time scheduling algorithm
Real-time operating systems course 6 Definitions Non real-time scheduling algorithms Real-time scheduling algorithm Definitions Scheduling Scheduling is the activity of selecting which process/thread should
More informationOutline. policies for the first part. with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014
Outline 1 midterm exam on Friday 11 July 2014 policies for the first part 2 questions with some potential answers... MCS 260 Lecture 10.0 Introduction to Computer Science Jan Verschelde, 9 July 2014 Intro
More informationAstroPortal: A Science Gateway for Large-scale Astronomy Data Analysis
AstroPortal: A Science Gateway for Large-scale Astronomy Data Analysis Ioan Raicu Distributed Systems Laboratory Computer Science Department University of Chicago Joint work with: Ian Foster: Univ. of
More informationCS 370. FCFS, SJF and Round Robin. Yashwanth Virupaksha and Abhishek Yeluri
CS 370 FCFS, SJF and Round Robin Yashwanth Virupaksha and Abhishek Yeluri Homework-4 Review Write a C program to demonstrate the following scheduling algorithms First Come First Serve. (20 pts) Shortest
More information416 Distributed Systems
416 Distributed Systems RAID, Feb 26 2018 Thanks to Greg Ganger and Remzi Arapaci-Dusseau for slides Outline Using multiple disks Why have multiple disks? problem and approaches RAID levels and performance
More informationLump and Neckdown Detection Using Scanning Laser Micrometers
Lump and Neckdown Detection Using Scanning Laser Micrometers Introduction A flaw is a short-term anomaly in the product. A lump is an oversized flaw; a neckdown is an undersized flaw. To detect a flaw,
More informationQueuing Networks. - Outline of queuing networks. - Mean Value Analisys (MVA) for open and closed queuing networks
Queuing Networks - Outline of queuing networks - Mean Value Analisys (MVA) for open and closed queuing networks 1 incoming requests Open queuing networks DISK CPU CD outgoing requests Closed queuing networks
More informationSunrise: Patrik Jonsson. Panchromatic SED Models of Simulated Galaxies. Lecture 2: Working with Sunrise. Harvard-Smithsonian Center for Astrophysics
Sunrise: Panchromatic SED Models of Simulated Galaxies Lecture 2: Working with Sunrise Patrik Jonsson Harvard-Smithsonian Center for Astrophysics Lecture outline Lecture 1: Why Sunrise? What does it do?
More informationIntroduction to Queueing Theory
Introduction to Queueing Theory Raj Jain Washington University in Saint Louis Jain@eecs.berkeley.edu or Jain@wustl.edu A Mini-Course offered at UC Berkeley, Sept-Oct 2012 These slides and audio/video recordings
More informationCS425: Algorithms for Web Scale Data
CS425: Algorithms for Web Scale Data Most of the slides are from the Mining of Massive Datasets book. These slides have been modified for CS425. The original slides can be accessed at: www.mmds.org Challenges
More informationStochastic Dynamic Thermal Management: A Markovian Decision-based Approach. Hwisung Jung, Massoud Pedram
Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach Hwisung Jung, Massoud Pedram Outline Introduction Background Thermal Management Framework Accuracy of Modeling Policy Representation
More informationDC motors. 1. Parallel (shunt) excited DC motor
DC motors 1. Parallel (shunt) excited DC motor A shunt excited DC motor s terminal voltage is 500 V. The armature resistance is 0,5 Ω, field resistance is 250 Ω. On a certain load it takes 20 A current
More informationPERFORMANCE METRICS. Mahdi Nazm Bojnordi. CS/ECE 6810: Computer Architecture. Assistant Professor School of Computing University of Utah
PERFORMANCE METRICS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Jan. 17 th : Homework 1 release (due on Jan.
More informationNext Genera*on Compu*ng: Needs and Opportuni*es for Weather, Climate, and Atmospheric Sciences. David Randall
Next Genera*on Compu*ng: Needs and Opportuni*es for Weather, Climate, and Atmospheric Sciences David Randall Way back I first modified, ran, and analyzed results from an atmospheric GCM in 1972. The model
More informationMenu. Excitation Tables (Bonus Slide) EEL3701 EEL3701. Registers, RALU, Asynch, Synch
Menu Registers >Storage Registers >Shift Registers More LSI Components >Arithmetic-Logic Units (ALUs) > Carry-Look-Ahead Circuitry (skip this) Asynchronous versus Synchronous Look into my... 1 Excitation
More informationTDDI04, K. Arvidsson, IDA, Linköpings universitet CPU Scheduling. Overview: CPU Scheduling. [SGG7] Chapter 5. Basic Concepts.
TDDI4 Concurrent Programming, Operating Systems, and Real-time Operating Systems CPU Scheduling Overview: CPU Scheduling CPU bursts and I/O bursts Scheduling Criteria Scheduling Algorithms Multiprocessor
More informationGnuradio Companion Considerations
LightWork Memo 20: Gnuradio Companion Radio Astronomy 1 Subject: Radio Astronomy Blocks for Gnuradio Companion Memo: 20, Revision 3 From: Glen Langston, Kevin Bandura Date: 2018 May 17 Summary: New Gnuradio
More informationIt s about time... The only timeline tool you ll ever need!
It s about time... The only timeline tool you ll ever need! Introduction about me Jon Tomczak Senior Consultant Crypsis Game Dev turned Forensicator Past: Started TZWorks in 2006 Consultant at Mandiant
More informationModule 5: CPU Scheduling
Module 5: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Algorithm Evaluation 5.1 Basic Concepts Maximum CPU utilization obtained
More informationHelpHistogram/Vertical
C_AccessSequence SubjectAreaCode 1 0.0. < 2 1.0. = DA C_AccessSequence Sequence 1 0.0. < 2 1.0. = 1 C_SubjectArea SubjectAreaCode 1 0.0. < 2 0.200000003 = DA 4 0.200000003 = NJ 6 0.200000003 = OE 8 0.200000003
More informationMore on Input Distributions
More on Input Distributions Importance of Using the Correct Distribution Replacing a distribution with its mean Arrivals Waiting line Processing order System Service mean interarrival time = 1 minute mean
More informationComputer Architecture
Lecture 2: Iakovos Mavroidis Computer Science Department University of Crete 1 Previous Lecture CPU Evolution What is? 2 Outline Measurements and metrics : Performance, Cost, Dependability, Power Guidelines
More informationCSCE 313 Introduction to Computer Systems. Instructor: Dezhen Song
CSCE 313 Introduction to Computer Systems Instructor: Dezhen Song Schedulers in the OS CPU Scheduling Structure of a CPU Scheduler Scheduling = Selection + Dispatching Criteria for scheduling Scheduling
More informationChapter 6: CPU Scheduling
Chapter 6: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Algorithm Evaluation 6.1 Basic Concepts Maximum CPU utilization obtained
More informationParallelization of the Molecular Orbital Program MOS-F
Parallelization of the Molecular Orbital Program MOS-F Akira Asato, Satoshi Onodera, Yoshie Inada, Elena Akhmatskaya, Ross Nobes, Azuma Matsuura, Atsuya Takahashi November 2003 Fujitsu Laboratories of
More informationECEN 667 Power System Stability Lecture 20: Oscillations, Small Signal Stability Analysis
ECEN 667 Power System Stability Lecture 20: Oscillations, Small Signal Stability Analysis Prof. Tom Overbye Dept. of Electrical and Computer Engineering Texas A&M University, overbye@tamu.edu 1 Announcements
More informationThe 5 Minute DBA. Matt Yonkovit
The 5 Minute DBA Matt Yonkovit About Me Matt Yonkovit Director of Consulting, Americas @ Percona http://www.percona.com http://mysqlperformanceblog.com http://www.bigdbahead.com Who is the 5 Minute DBA
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationCHV Series Vector Control Inverter Options. Operating Instructions for Tension Control Card
CHV Series Vector Control Inverter Options Operating Instructions for Control Card 1. Model and Specifications 1.1 Model The model of tension card is CHV00ZL. CHV series inverter can conduct constant
More informationExercises for Windows
Exercises for Windows CAChe User Interface for Windows Select tool Application window Document window (workspace) Style bar Tool palette Select entire molecule Select Similar Group Select Atom tool Rotate
More informationFrom Sequential Circuits to Real Computers
From Sequential Circuits to Real Computers Lecturer: Guillaume Beslon Original Author: Lionel Morel Computer Science and Information Technologies - INSA Lyon Fall 2018 1 / 39 Introduction I What we have
More informationHalf Life Variable Quantum Time Round Robin (HLVQTRR)
Half Life Variable Quantum Time Round Robin () Simon Ashiru, Salleh Abdullahi, Sahalu Junaidu Department of Mathematics, ABU Zaria, Nigeria Abstract Round Robin (RR), one of the oldest CPU scheduling algorithms
More informationLogical Effort. Sizing Transistors for Speed. Estimating Delays
Logical Effort Sizing Transistors for Speed Estimating Delays Would be nice to have a back of the envelope method for sizing gates for speed Logical Effort Book by Sutherland, Sproull, Harris Chapter 1
More informationCMP N 301 Computer Architecture. Appendix C
CMP N 301 Computer Architecture Appendix C Outline Introduction Pipelining Hazards Pipelining Implementation Exception Handling Advanced Issues (Dynamic Scheduling, Out of order Issue, Superscalar, etc)
More informationOnline Strategies for Dynamic Power Management in Systems with Multiple Power-Saving States
Online Strategies for Dynamic Power Management in Systems with Multiple Power-Saving States SANDY IRANI, SANDEEP SHUKLA, and RAJESH GUPTA University of California at Irvine Online dynamic power management
More informationCMP 338: Third Class
CMP 338: Third Class HW 2 solution Conversion between bases The TINY processor Abstraction and separation of concerns Circuit design big picture Moore s law and chip fabrication cost Performance What does
More informationCSM: Operational Analysis
CSM: Operational Analysis 2016-17 Computer Science Tripos Part II Computer Systems Modelling: Operational Analysis by Ian Leslie Richard Gibbens, Ian Leslie Operational Analysis Based on the idea of observation
More informationOne Optimized I/O Configuration per HPC Application
One Optimized I/O Configuration per HPC Application Leveraging I/O Configurability of Amazon EC2 Cloud Mingliang Liu, Jidong Zhai, Yan Zhai Tsinghua University Xiaosong Ma North Carolina State University
More informationCPU Consolidation versus Dynamic Voltage and Frequency Scaling in a Virtualized Multi-Core Server: Which is More Effective and When
1 CPU Consolidation versus Dynamic Voltage and Frequency Scaling in a Virtualized Multi-Core Server: Which is More Effective and When Inkwon Hwang, Student Member and Massoud Pedram, Fellow, IEEE Abstract
More informationATOC/CHEM 5151 Problem 30 Converting a Particle Size Distribution into Something Useful (read answers before Final Exam)
ATOC/CHEM 5151 Problem 30 Converting a Particle Size Distribution into Something Useful (read answers before Final Exam) The Ultra-High Sensitivity Aerosol Spectrometer (UHSAS) measures submicron particles
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman Zarkesh-Ha Office: ECE Bldg. 30B Office hours: Tuesday :00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 CMOS
More informationThe Analysis of Microburst (Burstiness) on Virtual Switch
The Analysis of Microburst (Burstiness) on Virtual Switch Chunghan Lee Fujitsu Laboratories 09.19.2016 Copyright 2016 FUJITSU LABORATORIES LIMITED Background What is Network Function Virtualization (NFV)?
More informationAssignment #0 Using Stellarium
Name: Class: Date: Assignment #0 Using Stellarium The purpose of this exercise is to familiarize yourself with the Stellarium program and its many capabilities and features. Stellarium is a visually beautiful
More informationName: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Final Tuesday, December 15 Problem weightings
More informationLecture: Pipelining Basics
Lecture: Pipelining Basics Topics: Performance equations wrap-up, Basic pipelining implementation Video 1: What is pipelining? Video 2: Clocks and latches Video 3: An example 5-stage pipeline Video 4:
More informationHydra-C Application Note: 1076
Hydra-C Application Note: 1076 The Determination of Mercury in Samples by U.S. EPA SOW 846 Method 7473 using the Hydra-C Mercury Analyzer Introduction The accurate determination of mercury in various samples
More information