NEC PerforCache. Influence on M-Series Disk Array Behavior and Performance. Version 1.0
|
|
- Matilda Malone
- 5 years ago
- Views:
Transcription
1 NEC PerforCache Influence on M-Series Disk Array Behavior and Performance. Version 1.0
2 Preface This document describes L2 (Level 2) Cache Technology which is a feature of NEC M-Series Disk Array implemented as NEC PerforCache. This document describes the types, purpose, configuration and benefits of L2 cache. This document also explains the performance test which was conducted, the various parameters, and analyses the test results in detail, which helps people understand the behavior of L2 cache and determine the best conditions with which L2 cache can be used to boost storage performance. Influence on NEC M-Series Disk Array Behavior & Performance 1
3 Contents: 1. Introduction What is SSD How SSD serves the Storage System What is NEC PerforCache (L2 Cache) Purpose of PerforCache Types of PerforCache PerforCache configuration Benefits of PerforCache Improving Reducing Operational Cost Multiple applications can be served simultaneously Overall load on traditional disk drives is reduced PerforCache Operation (How it Works) PerforCache Test Performance and Analysis Test Scenarios Test Parameters Test Results Test Analysis Best Performance Condition Summary and Conclusion Appendix A Appendix B Influence on NEC M-Series Disk Array Behavior & Performance 2
4 1. Introduction System performance depends on many elements, one of the most important of which is the access time of its hard disk drive (HDD). Response times may slow down if random access load is concentrated on a single disk array. NEC s PerforCache is a feature provided to solve this problem. NEC does this by using SSD (Solid State Drive) technology in a unique way What is SSD Abbreviated as SSD, a solid state drive is a high-performance plug-and-play storage device that contains no moving parts. SSD components include DRAM or EEPROM memory boards, a memory bus board, a CPU and a battery card. Since they contain their own CPUs to manage data storage, and they also have no heads or platters and incur only very small seek latencies, they are much faster (18MBps for SCSI-II and 35 MBps for UltraWide SCSI interfaces) than conventional rotating hard disks. This is how SSD drives produce such high I/O rates. Solid-state drives (SSDs), also known as Enterprise Flash Drives, have much better performance than HDDs however SSDs are more costly per gigabyte How SSD serves the Storage System In the storage system context a question arises: how does one best deploy SSD drive technology such that they provide opportunities for tremendous performance improvements? This issue is addressed by using tiered storage technology. Tiered storage is an arrangement where all logical disks will move automatically to the most optimum storage device in the array system. Tiered storage is dependent upon data access frequency patterns. NEC s Data Allocation Optimization function is a feature which provides this functionality. Another way to deploy SSD technology in a beneficial way is to use SSD drives as a cache. With respect to PerforCache, caching is a technique which allows the controller inside the storage system to use SSD technology as a cache in front of traditional disk storage. The controller identifies any frequently accessed data, sometimes called "hot data," and automatically moves it to the solid-state media. The basic idea is to improve performance by getting the hot data onto the fastest media. This has the effect of increasing I/O performance and decreasing I/O latency. As I/O patterns change over time, the controllers automatically observe the data that is most frequently accessed and moves it onto the fastest media, without any intervention on the part of the user or the administrator. Influence on NEC M-Series Disk Array Behavior & Performance 3
5 NEC has found a way to use SSD technology as a cache with the aim of improving traditional hard disk drive-based storage system performance. Caching differs from tiered storage in that it doesn t use solid-state memory as a permanent location for data storage, rather this technology redirects read and write requests from disk to cache on-demand, serving to accelerate performance. This is especially true for random I/O, a notoriously work-intensive operation for traditional drive architectures. NEC s PerforCache technology benefits any application whose data is considered hot, the performance improvement is even greater as more data is placed into the cache. 2. What is NEC PerforCache (L2 Cache) PerforCache or L2 cache (Level 2 Cache) is a feature of NECs Storage products. PerforCache determines frequently accessed data or hotspot contained in storage and then places a copy of the data into the L2 cache. This allows subsequent accesses to this hot data to realize the high I/O access speed and other benefits of L2 cache while not removing the data from its original location on the storage device. SSD devices are inserted into the Storage array chassis just as any other drive. Simply inserting the SSD devices into the proper drive bay makes them available for use by PerforCache Purpose of PerforCache NEC s PerforCache uses SSD devices in three specific ways: it is used as read cache, write cache, or persistent write cache. These are described below: Read cache: Data that is frequently read is stored in by PerforCache. If data already exists in the L1 cache (*1) when the next read request for this data is made, the data is then copied to PerforCache. Data held in PerforCache can be accessed much more quickly than it can be accessed from traditional HDD (Hard Disk Drive) architectures. PerforCache is very effective for operations involving frequent read based transactions such as those associated with database indexes or a supporting network based virtual boot drives in a desktop environment. Write cache: Frequent write operations are also facilitated by using PerforCache. When write transactions are initiated PerforCache writes the incoming data to its associated SSD drives before moving the data to the main array. This allows incoming write transactions to be handled much more quickly. Influence on NEC M-Series Disk Array Behavior & Performance 4
6 Persistent write: PerforCache ensures data integrity even during a possible hardware fault. Typically, if one of the controllers experiences a failure, its L1 cache usually enters a writethrough (*2) state in order to maintain the data integrity. This result in an overall performance decrease for incoming write transactions because the controller can no longer cache the incoming transactions in memory. PerforCache allows the failed controller to use its SSD device as a type of temporary L1 cache. The afflicted controller may remain in writethrough mode and not adversely affect performance because the PerforCache is accepting all of the incoming write transactions while allowing the controller to continue to write data to the array at the same time. (*1) The L1 cache means a cache that is bound to the cache module. (*2) Write-through is a mode of I/O in which data is written to the physical disk in addition to simultaneously being written to cache Types of PerforCache PerforCache offers performance oriented options for initial configuration. There are two options: 1. Read/Write: A general purpose cache used for reads, writes, or persistent writes. 2. Read only: A read specific cache that is used primarily as read cache. Persistent writes are also supported. Select either of these two types of cache at the time of L2 cache binding. Following table shows the characteristics of different type of PerforCache: Type Read/Write 2 or 4 No. of SSD Required Redundancy Available space Duplication Half of the Total SSD Capacity Read only 1 or 2 None Total SSD Capacity Table 2.1. Characteristic Depending on the PerforCache Configuration Fault Tolerance If one SSD goes down PerforCache cannot be used continuously as a write cache, but it can be used continuously used as a read cache or for persistent writes. If two or more SSDs go down, PerforCache cannot be used at all. If one or more SSDs go down PerforCache cannot be used at all. Influence on NEC M-Series Disk Array Behavior & Performance 5
7 2.3. PerforCache configuration PerforCache consists of SSD devices configured as an L2 cache drive pool. Logical disks from this pool are then allocated for use by PerforCache. Installing the PerforCache license, adding the SSD drives and then completing the configuration steps are the basic steps in PerforCache installation. Keep in mind that a L2 cache pool cannot use any of the physical disks numbered 0 to 3 which are installed as part of the main disk array. In the case of manual disk selection, if there are disks of differing sizes, the PerforCache will be created using the smallest disk as a base. Also, only one PerforCache can be created per disk array. The following figure shows a configuration example of a L2 cache binding. Figure 2.1. Configuration Example of a L2 cache binding 3. Benefits of PerforCache 3.1. Improving SSDs have superior IO performance. This makes them very suitable for caching operations. PerforCache provides better performance by utilizing the performance benefits of SSD s. SSD devices also offer the benefit of not incurring performance degradation based on the type of data access (sequential VS random) because they perform equally well in all access contexts. Any enterprise which experiences performance issues using current non-cached, non-ssd array architectures will benefit by deploying PerforCache. Influence on NEC M-Series Disk Array Behavior & Performance 6
8 3.2. Reducing Operational Cost With traditional disk drive architectures it was necessary to distribute heavy loads among multiple arrays in order to handle the traffic volume adequately. However, using a large number of arrays and disks for load distribution results in high power consumption during operation. This served to address the performance concerns but also served to raise the operational cost. With PerforCache technology, response time can be improved by adding a few SSD drives instead of installing many traditional drives or new arrays. There is the added benefit of, on a drive for drive basis, SSD drives consuming less power Multiple applications can be served simultaneously Multiple applications can benefit from PerforCache simultaneously as it automatically detects data hotspots anywhere in the array, there is no application specific tuning required Overall load on traditional disk drives is reduced Since frequently accessed data is accessed from the SSD drives controlled by PerforCache, the overall load and constant demand on the traditional disks is reduced adding to power savings and further reducing operational costs. 4. PerforCache Operation (How it Works) Each controller in the array has access to PerforCache and realizes the benefits of SSDs. Data which is cached to the L1 cache (level 1 cache that is bound with the controller) are also mirrored to PerforCache when operational conditions are met. Each controller has a map table which resides on its L1 cache. This table references data within the PerforCache. A copy of this map table is also maintained in PerforCache itself for safety. The L2 cache map table is simply an address table which contains a reference, in 32 KB chunks, describing PerforCache data location information. When the PerforCache bind is executed, the L2 cache pool and three logical disks for PerforCache are configured. One Logical disk is for controller 0, the second is for controller 1, and last one is designated as a persistent write area. Influence on NEC M-Series Disk Array Behavior & Performance 7
9 Figure 4.1. L2 cache binding Read Operation Whenever a read transaction is requested from the host application, it will first hit on the L1 cache. If the data is available in L1 cache the transaction will be serviced using this data. In case the data is not available in L1 cached then the controller will check the L2 cache map table to see if the requested data has already been promoted to L2 cache. If the data was not promoted, the read request will read the data directly from the storage device. Data which is read from the storage device is always populated to L1 cache during the first read. A LRU (Least Recently Used) algorithm is applied to ensure space is available on the L1 cache, removing stale data (no recent hits). If the read request is more than the pre-determined threshold then the hit data in L1 cache is moved to L2 cache and the L2 cache map table will be updated. L1 cache can be freed at this point as the data is available from L2 cache. The same LRU algorithm used for L1 cache maintenance is applied to L2 cache in order to ensure that L2 cache space is available. If the cache data in L2 cache is stale it is removed from L2 cache. Influence on NEC M-Series Disk Array Behavior & Performance 8
10 Figure 4.2. Read Operation Write Operation When servicing write transaction requests, the data is transferred from the initiating host and stored in L1 cache as dirty data and is written to the storage array periodically. If L1 cache is full and the dirty page count will exceed the L1 threshold limit, the data from the L1 cache is moved to L2 cache as dirty pages. This process serves to increase overall performance because incoming data is written to the SSD in L2 cache prior to being written to the storage device. Dirty pages that were stored on L2 cache will be flushed to L1 cache periodically, whenever there is enough space on L1 cache, at this point the data is finally written to the storage device. Figure 4.3. Write Operation Influence on NEC M-Series Disk Array Behavior & Performance 9
11 Persistent Write Function Each controller in the storage system has its own cache (DRAM), also known as L1 cache. If one controller of the storage system goes down, write performance from host to storage will also generally go down since the controller will go into the write-through state in order to maintain data integrity. This is a condition in which data is written to the physical disk as well as L1 cache. NEC s PerforCache allows a faulted controller to substitute PerforCache SSD drives for L1 cache. This serves to avoid client disconnect or performance degradation during controller faults. Figure 4.4. Persistent Write Function 5. PerforCache Test Performance and Analysis Tests were executed with the aim of measuring the performance of PerforCache in various test scenarios. The details about specific parameters and scenarios as well as suggestions on the optimal contexts are described here Test Scenarios Tests were performed detailing the following three scenarios: 1. With Read Only PerforCache mode: In this scenario test was performed while PerforCache was enabled in Read Only mode. 2. With Read Write PerforCache mode: In this scenario tests were performed while PerforCache was enabled in Read Write mode. 3. With PerforCache Off or PerforCache disabled: In this scenario PerforCache was disabled. Tests were performed using L1 cache only. Influence on NEC M-Series Disk Array Behavior & Performance 10
12 5.2. Test Parameters A very common and basic storage benchmark is Input/output operations per second (IOPS). Generating IOPs against a storage device can be useful for measuring the performance and response time of a storage system. These metrics are generally measured from transaction start until transaction completion, response time is generally measured in milliseconds. A variety of operational parameters are measured and reported here. In many cases, performance is tested across a variety of workload patterns and relative intensity levels are used to gauge the system's response for a range of conditions. For example, storage system performance can be evaluated with read-intensive, write-intensive or mixed workloads. The data here represents as many viable workload contexts as seemed justified. Following table shows the parameters which were used for storage performance measurement testing: Parameter Type Parameters used No. of Logical Disk(LD) / Controller 1 LD/1 Controller and 2 LD/2 Controller RAID Type RAID 5 and RAID 6 Access Area 8GB, 16GB,32GB and Global Access Block Size 4KB, 8KB, 32KB and 64KB Read Write Ratio 100%R, 80%R20%W, 60%R40%W and 100%W Random/Sequential Distribution Random Access Table 5.1. Operating Parameters Tables below shows the type, size, and number of Logical Disks (LD) and Physical Disks (PD) used. For Logical Volumes (RAID 5) RAID5/50 (n+p) minimum setup: n=2, actual setup: n=10 Scenario Type RW Cache-1 Cont. RW Cache-2 Cont. RO Cache-1 Cont. RO Cache-2 Cont. HDD Type Hitachi HUC106045CSS600 Hitachi HUC106045CSS600 Hitachi HUC106045CSS600 Hitachi HUC106045CSS600 SAS rpm rev 202 SAS rpm rev 202 SAS rpm rev 202 SAS rpm rev 202 HDD Size 2.5 inch 450 GB, assigned to 2.5 inch 450 GB, assigned to 2.5 inch 450 GB, assigned to 2.5 inch 450 GB, assigned to Storage System: GB Storage System: GB Storage System: GB Storage System: GB No. of PD No. of LD LD Size 207 GB 207 GB 207 GB 207 GB Table 5.2. Physical Disks & Logical Disks Details (RAID5). Influence on NEC M-Series Disk Array Behavior & Performance 11
13 Scenario Type RW Cache-1 Cont. RW Cache-2 Cont. RO Cache-1 Cont. RO Cache-2 Cont. Hitachi HUC106045CSS600 Hitachi HUC106045CSS600 Hitachi HUC106045CSS600 Hitachi HUC106045CSS600 HDD Type SAS rpm rev 202 SAS rpm rev 202 SAS rpm rev 202 SAS rpm rev 202 HDD Size For Logical Volumes (RAID 6) RAID6/60 (n+pq) minimum setup: n=4, actual setup: n=4 2.5 inch 450 GB, assigned to Storage System: GB 2.5 inch 450 GB, assigned to Storage System: GB 2.5 inch 450 GB, assigned to Storage System: GB No. of PD No. of LD LD Size 207 GB 207 GB 207 GB 207 GB Table 5.3. Physical Disks & Logical Disks Details (RAID6). 2.5 inch 450 GB, assigned to Storage System: GB For L2 Cache RAID1/10 (n+mirror) n=1, actual setup: n=1 Scenario Type RW Cache-1 Cont. RW Cache-2 Cont. RO Cache-1 Cont. RO Cache-2 Cont. HDD Type SSD STEC ZEUS IOPs EVT NEC SSD STEC ZEUS IOPs EVT NEC SSD STEC ZEUS IOPs EVT NEC SSD STEC ZEUS IOPs EVT NEC rev N10E rev N10E rev N10E rev N10E HDD Size 2.5 inch 100 GB, assigned to 2.5 inch 100 GB, assigned to 2.5 inch 100 GB, assigned to 2.5 inch 100 GB, assigned to Storage System87.6 GB Storage System87.6 GB Storage System87.6 GB Storage System87.6 GB No. of PD No. of LD LD Size 2x36 GB; 8 GB 2x36 GB; 8 GB 2x36 GB; 8 GB 2x36 GB; 8 GB Table 5.4. Physical Disks & Logical Disks Details (L2 cache) Test Results For detailed test results, refer to Appendix B on Page Test Analysis The resultant data sets here demonstrate areas where PerforCache brings the greatest overall improvement. Following are some relevant points demonstrated by the test results: Performance was increased nearly 800 % (depending upon conditions) with Read Write PerforCache enabled specifically on 60/40 and 80/20 Read/Write ratios. Performance was increased by decreasing overall access area. For Read Only Cache mode, 60/40 and 80/20 Read/Write ratios will give improved performance. For detailed analysis data and graphs, refer to Appendix A on page 24. Influence on NEC M-Series Disk Array Behavior & Performance 12
14 5.5. Best Performance Condition PerforCache will demonstrate the strongest performance gains under the following conditions: On 60/40 Read/Write ratio using 4K and 8 K Block size (A Real World Situation). Below data and graphs show the percentage improvement in performance using 60/40 Read/Write ratios on 4K and 8K Block size: 60% Read/40% Write, Random Access, Single Controller/1 LD, RAID 5 Figure 5.1. Figure 5.2. Influence on NEC M-Series Disk Array Behavior & Performance 13
15 60% Read/40% Write, Random Access, Dual Controller/2 LD, RAID 5 Figure 5.3. Figure % Read/40% Write, Random Access, Single Controller/1 LD, RAID 6 Figure 5.5. Influence on NEC M-Series Disk Array Behavior & Performance 14
16 Figure % Read/40% Write, Random Access, Dual Controller/2 LD, RAID 6 Figure 5.7. Figure 5.8. Influence on NEC M-Series Disk Array Behavior & Performance 15
17 On 80/20 Read Write ratio on 4K and 8 K block size. Data and graphs below show the percentage improvement in performance using 80/20 Read/Write ratios for 4K and 8K block size: 80% Read/20% Write, Random Access, Single Controller/1 LD, RAID 5 Figure 5.9. Figure Influence on NEC M-Series Disk Array Behavior & Performance 16
18 80% Read/20% Write, Random Access, Dual Controller/2 LD, RAID 5 Figure Figure % Read/20% Write, Random Access, Single Controller/1 LD, RAID 6 Figure Influence on NEC M-Series Disk Array Behavior & Performance 17
19 Figure % Read/20% Write, Random Access, Dual Controller/2 LD, RAID 6 Figure Figure Influence on NEC M-Series Disk Array Behavior & Performance 18
20 6. Summary and Conclusion NECs PerforCache is a feature of NEC M-Series Disk Array. By creating an L2 cache with enterprise flash drives (SSDs), NEC s M-Series Disk Array experiences decreased latency and increased I/O performance. These SSDs provide I/O improvement for the most frequently accessed data, providing SSD response speeds every time the data is accessed. PerforCache implementation will improve application performance by up to 800%*. Many different applications demand a greater level of performance than non-ssd storage devices can provide. PerforCache implementation is one of the most cost effective and performance oriented solutions for boosting application performance while also effectively reducing overall storage costs. (*depending on conditions & parameters) Influence on NEC M-Series Disk Array Behavior & Performance 19
21 Appendix A Following tables and graphs show the percentage change in the performance while enable Read Write PerforCache Conditions: 100% Write, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 20
22 Conditions: 100% Write, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 21
23 Conditions: 100% Write, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 22
24 Conditions: 100% Write, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 23
25 Influence on NEC M-Series Disk Array Behavior & Performance 24
26 Conditions: 80% Read/20% Write, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 25
27 Conditions: 80% Read/20% Write, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 26
28 Conditions: 80% Read/20% Write, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 27
29 Conditions: 80% Read/20% Write, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 28
30 Conditions: 60% Read/40% Write, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 29
31 Conditions: 60% Read/40% Write, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 30
32 Conditions: 60% Read/40% Write, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 31
33 Influence on NEC M-Series Disk Array Behavior & Performance 32
34 Conditions: 60% Read/40% Write, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 33
35 Conditions: 100% Read, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 34
36 Conditions: 100% Read, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 35
37 Conditions: 100% Read, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 36
38 Conditions: 100% Read, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 37
39 Influence on NEC M-Series Disk Array Behavior & Performance 38
40 Following tables and graphs show the performance comparison (IOPS & RT) between Read Write PerforCache and PerforCache disable (L2 cache off). Conditions: 100% Write, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 39
41 Conditions: 100% Write, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 40
42 Conditions: 100% Write, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 41
43 Conditions: 100% Write, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 42
44 Conditions: 80% Read 20% Write, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 43
45 Conditions: 80% Read 20% Write, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 44
46 Conditions: 80% Read 20% Write, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 45
47 Conditions: 80% Read 20% Write, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 46
48 Influence on NEC M-Series Disk Array Behavior & Performance 47
49 Conditions: 60% Read 40% Write, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 48
50 Conditions: 60% Read 40% Write, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 49
51 Conditions: 60% Read 40% Write, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 50
52 Conditions: 60% Read 40% Write, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 51
53 Influence on NEC M-Series Disk Array Behavior & Performance 52
54 Conditions: 100% Read, Random Access, Single Controller/1 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 53
55 Conditions: 100% Read, Random Access, Dual Controller/2 LD, RAID 5 Influence on NEC M-Series Disk Array Behavior & Performance 54
56 Conditions: 100% Read, Random Access, Single Controller/1 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 55
57 Conditions: 100% Read, Random Access, Dual Controller/2 LD, RAID 6 Influence on NEC M-Series Disk Array Behavior & Performance 56
58 Influence on NEC M-Series Disk Array Behavior & Performance 57
59 Appendix B Test Results with "Read Write" Cache Type (using 2 SSD 100 GB each) with 1 Controller & 1 LD PD No's, Type & Size: 10, Hitachi HUC106045CSS600 SAS rpm rev 202 & 2.5 inch 450 GB LD No's & Size: 1 LD of 207 GB (RAID 5) RAID5/50 (n+p) minimum setup: n=2, actual setup: n=10 Access Area 8 GB 16 GB 32 GB Global Access Block Size 1 KB 6 1 KB 6 1 KB 6 1 KB 6 Read Write Ratio Random/ Sequential Distribution IOPS Total IOPS Read IOPS Write IOPS Results with L1 + L2 Cache enabled I/O (ms) Avg. Total Avg. Read Avg. Write L1+L2 Hit Ratio L1 Hit Ratio L2 Paging Size 100% Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random Influence on NEC M-Series Disk Array Behavior & Performance 58
60 Test Results with "Read Write" Cache Type (using 2 SSD 100 GB each) with 1 Controller & 1 LD PD No's, Type & Size: 6, Hitachi HUC106045CSS600 SAS rpm rev 202 & 2.5 inch 450 GB LD No's & Size: 1 & 207 GB (RAID 6) RAID6/60 (n+pq) minimum setup: n=4, actual setup: n=4 Access Area 8 GB 16 GB 32 GB Global Access Block Size 32 KB 6 32 KB 6 32 KB 6 32 KB 6 Read Write Ratio Random/ Sequential Distribution IOPS Total IOPS Read IOPS Write IOPS Results with L1 + L2 Cache enabled I/O (ms) Avg. Total Avg. Read Avg. Write L1 Hit Ratio AVG L2 Paging Size AVG L2 Cache Max Dirty Page Ratio 100% Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random Influence on NEC M-Series Disk Array Behavior & Performance 59
61 Test Results with "Read Write" Cache Type (using 2 SSD 100 GB each) with 2 Controller & 2 LD PD No's, Type & Size: 10, Hitachi HUC106045CSS600 SAS rpm rev 202 & 2.5 inch 450 GB LD No's & Size: 2 & 207 GB (RAID 5) RAID5/50 (n+p) minimum setup: n=2, actual setup: n=10 Access Area 8 GB 16 GB 32 GB Global Access (200 GB) Block Size 1 KB 6 1 KB 6 1 KB 6 1 KB 6 Read Write Ratio Random/ Sequential Distribution IOPS Total IOPS Read IOPS Write IOPS Results with L1 + L2 Cache enabled I/O (ms) Avg. Total Avg. Read Avg. Write L1 Hit Ratio AVG L2 Paging Size AVG L2 Cache Max Dirty Page Ratio 100% Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random Influence on NEC M-Series Disk Array Behavior & Performance 60
62 Test Results with "Read Write" Cache Type (using 2 SSD 100 GB each) with 2 Controller & 2 LD PD No's, Type & Size: 12, Hitachi HUC106045CSS600 SAS rpm rev 202 & 2.5 inch 450 GB LD No's & Size: 2 & 207 GB Access Area 8 GB 16 GB 32 GB Global Access Block Size 32 KB 6 32 KB 6 32 KB 6 32 KB 6 Read Write Ratio Random/ Sequential Distribution (RAID 6) RAID6/60 (n+pq) minimum setup: n=4, actual setup: n=4 Results with L1 + L2 Cache enabled IOPS I/O (ms) Total IOPS Read IOPS Write IOPS Avg. Total Avg. Read Avg. Write L1 Hit Ratio AVG L2 Paging Size AVG L2 Cache Max Dirty Page Ratio 100% Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random Influence on NEC M-Series Disk Array Behavior & Performance 61
63 Testing Results with Cache Type Read Only (using 1 SSD of 100 GB) with 1 Controller/1 LD PD No's, Type & Size: 10, Hitachi HUC106045CSS600 SAS rpm rev 202 & 2.5 inch 450 GB LD No's & Size: 1 LD of 207 GB (RAID 5) RAID5/50 (n+p) minimum setup: n=2, actual setup: n=10 Access Area 8 GB 16 GB 32 GB Global Access Block Size 32 KB 6 32 KB 6 32 KB 6 32 KB 6 Read Write Ratio Random/ Sequential Distribution IOPS Total IOPS Read IOPS Write IOPS Results with L1 + L2 Cache enabled I/O (ms) Avg. Total Avg. Read Avg. Write L1 Hit Ratio AVG L2 Paging Size AVG L2 Cache Max Dirty Page Ratio 100% Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random % Read Random % R / 20% W Random % R / 40% W Random % Write Random Influence on NEC M-Series Disk Array Behavior & Performance 62
416 Distributed Systems
416 Distributed Systems RAID, Feb 26 2018 Thanks to Greg Ganger and Remzi Arapaci-Dusseau for slides Outline Using multiple disks Why have multiple disks? problem and approaches RAID levels and performance
More informationRAID+: Deterministic and Balanced Data Distribution for Large Disk Enclosures
RAID+: Deterministic and Balanced Data Distribution for Large Disk Enclosures Guangyan Zhang, Zican Huang, Xiaosong Ma SonglinYang, Zhufan Wang, Weimin Zheng Tsinghua University Qatar Computing Research
More informationCHAPTER 22 GEOGRAPHIC INFORMATION SYSTEMS
CHAPTER 22 GEOGRAPHIC INFORMATION SYSTEMS PURPOSE: This chapter establishes the administration and use of to improve the quality and accessibility of Department s spatial information and support graphical
More informationI/O Devices. Device. Lecture Notes Week 8
I/O Devices CPU PC ALU System bus Memory bus Bus interface I/O bridge Main memory USB Graphics adapter I/O bus Disk other devices such as network adapters Mouse Keyboard Disk hello executable stored on
More informationOne Optimized I/O Configuration per HPC Application
One Optimized I/O Configuration per HPC Application Leveraging I/O Configurability of Amazon EC2 Cloud Mingliang Liu, Jidong Zhai, Yan Zhai Tsinghua University Xiaosong Ma North Carolina State University
More informationI N T R O D U C T I O N : G R O W I N G I T C O M P L E X I T Y
Global Headquarters: 5 Speen Street Framingham, MA 01701 USA P.508.872.8200 F.508.935.4015 www.idc.com W H I T E P A P E R I n v a r i a n t A n a l y z e r : A n A u t o m a t e d A p p r o a c h t o
More informationCSE 4201, Ch. 6. Storage Systems. Hennessy and Patterson
CSE 4201, Ch. 6 Storage Systems Hennessy and Patterson Challenge to the Disk The graveyard is full of suitors Ever heard of Bubble Memory? There are some technologies that refuse to die (silicon, copper...).
More informationPerformance Metrics for Computer Systems. CASS 2018 Lavanya Ramapantulu
Performance Metrics for Computer Systems CASS 2018 Lavanya Ramapantulu Eight Great Ideas in Computer Architecture Design for Moore s Law Use abstraction to simplify design Make the common case fast Performance
More informationAnnouncements. Project #1 grades were returned on Monday. Midterm #1. Project #2. Requests for re-grades due by Tuesday
Announcements Project #1 grades were returned on Monday Requests for re-grades due by Tuesday Midterm #1 Re-grade requests due by Monday Project #2 Due 10 AM Monday 1 Page State (hardware view) Page frame
More information1 st Semester 2007/2008
Chapter 17: System Departamento de Engenharia Informática Instituto Superior Técnico 1 st Semester 2007/2008 Slides baseados nos slides oficiais do livro Database System c Silberschatz, Korth and Sudarshan.
More informationRedundant Array of Independent Disks
Redundant Array of Independent Disks Yashwant K. Malaiya 1 Redundant Array of Independent Disks (RAID) Enables greater levels of performance and/or reliability How? By concurrent use of two or more hard
More informationFACTORS AFFECTING CONCURRENT TRUNCATE
T E C H N I C A L N O T E FACTORS AFFECTING CONCURRENT TRUNCATE DURING BATCH PROCESSES Prepared By David Kurtz, Go-Faster Consultancy Ltd. Technical Note Version 1.00 Thursday 2 April 2009 (E-mail: david.kurtz@go-faster.co.uk,
More informationAdministrivia. Course Objectives. Overview. Lecture Notes Week markem/cs333/ 2. Staff. 3. Prerequisites. 4. Grading. 1. Theory and application
Administrivia 1. markem/cs333/ 2. Staff 3. Prerequisites 4. Grading Course Objectives 1. Theory and application 2. Benefits 3. Labs TAs Overview 1. What is a computer system? CPU PC ALU System bus Memory
More informationCalibration Routine. Store in HDD. Switch "Program Control" Ref 1/ Ref 2 Manual Automatic
4.2 IMPLEMENTATION LABVIEW 4.2.1 LabVIEW features LabVIEW (short for Laboratory Virtual Instrument Engineering Workbench) originally released for the Apple Macintosh in 1986. It is a highly productive
More informationIBM Research Report. Performance Metrics for Erasure Codes in Storage Systems
RJ 10321 (A0408-003) August 2, 2004 Computer Science IBM Research Report Performance Metrics for Erasure Codes in Storage Systems James Lee Hafner, Veera Deenadhayalan, Tapas Kanungo, KK Rao IBM Research
More informationQuantitative Estimation of the Performance Delay with Propagation Effects in Disk Power Savings
Quantitative Estimation of the Performance Delay with Propagation Effects in Disk Power Savings Feng Yan 1, Xenia Mountrouidou 1, Alma Riska 2, and Evgenia Smirni 1 1 College of William and Mary, Williamsburg,
More informationww.padasalai.net
t w w ADHITHYA TRB- TET COACHING CENTRE KANCHIPURAM SUNDER MATRIC SCHOOL - 9786851468 TEST - 2 COMPUTER SCIENC PG - TRB DATE : 17. 03. 2019 t et t et t t t t UNIT 1 COMPUTER SYSTEM ARCHITECTURE t t t t
More informationThe conceptual view. by Gerrit Muller University of Southeast Norway-NISE
by Gerrit Muller University of Southeast Norway-NISE e-mail: gaudisite@gmail.com www.gaudisite.nl Abstract The purpose of the conceptual view is described. A number of methods or models is given to use
More informationSummarizing Measured Data
Summarizing Measured Data 12-1 Overview Basic Probability and Statistics Concepts: CDF, PDF, PMF, Mean, Variance, CoV, Normal Distribution Summarizing Data by a Single Number: Mean, Median, and Mode, Arithmetic,
More informationHigh Performance Computing
Master Degree Program in Computer Science and Networking, 2014-15 High Performance Computing 2 nd appello February 11, 2015 Write your name, surname, student identification number (numero di matricola),
More informationEssentials of Large Volume Data Management - from Practical Experience. George Purvis MASS Data Manager Met Office
Essentials of Large Volume Data Management - from Practical Experience George Purvis MASS Data Manager Met Office There lies trouble ahead Once upon a time a Project Manager was tasked to go forth and
More informationLecture 2: Metrics to Evaluate Systems
Lecture 2: Metrics to Evaluate Systems Topics: Metrics: power, reliability, cost, benchmark suites, performance equation, summarizing performance with AM, GM, HM Sign up for the class mailing list! Video
More informationWeather Research and Forecasting (WRF) Performance Benchmark and Profiling. July 2012
Weather Research and Forecasting (WRF) Performance Benchmark and Profiling July 2012 Note The following research was performed under the HPC Advisory Council activities Participating vendors: Intel, Dell,
More informationVMware VMmark V1.1 Results
Vendor and Hardware Platform: IBM System x3950 M2 Virtualization Platform: VMware ESX 3.5.0 U2 Build 110181 Performance VMware VMmark V1.1 Results Tested By: IBM Inc., RTP, NC Test Date: 2008-09-20 Performance
More informationCiA Draft Standard Proposal CANopen. Application Profile for Lift Control Systems. Part 2: Virtual device definitions
CiA Draft Standard Proposal 417-2 CANopen Application Profile for Lift Control Systems Part 2: Virtual device definitions This is a draft standard proposal and may be changed without notification. Version
More informationPERFORMANCE METRICS. Mahdi Nazm Bojnordi. CS/ECE 6810: Computer Architecture. Assistant Professor School of Computing University of Utah
PERFORMANCE METRICS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Jan. 17 th : Homework 1 release (due on Jan.
More informationIntroduction to ArcGIS Server Development
Introduction to ArcGIS Server Development Kevin Deege,, Rob Burke, Kelly Hutchins, and Sathya Prasad ESRI Developer Summit 2008 1 Schedule Introduction to ArcGIS Server Rob and Kevin Questions Break 2:15
More informationArcGIS Deployment Pattern. Azlina Mahad
ArcGIS Deployment Pattern Azlina Mahad Agenda Deployment Options Cloud Portal ArcGIS Server Data Publication Mobile System Management Desktop Web Device ArcGIS An Integrated Web GIS Platform Portal Providing
More informationRedundant Array of Independent Disks
Redundant Array of Independent Disks Yashwant K. Malaiya 1 Redundant Array of Independent Disks (RAID) Enables greater levels of performance and/or reliability How? By concurrent use of two or more hard
More informationOn Two Class-Constrained Versions of the Multiple Knapsack Problem
On Two Class-Constrained Versions of the Multiple Knapsack Problem Hadas Shachnai Tami Tamir Department of Computer Science The Technion, Haifa 32000, Israel Abstract We study two variants of the classic
More informationOperational Laws Raj Jain
Operational Laws 33-1 Overview What is an Operational Law? 1. Utilization Law 2. Forced Flow Law 3. Little s Law 4. General Response Time Law 5. Interactive Response Time Law 6. Bottleneck Analysis 33-2
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationCPU Consolidation versus Dynamic Voltage and Frequency Scaling in a Virtualized Multi-Core Server: Which is More Effective and When
1 CPU Consolidation versus Dynamic Voltage and Frequency Scaling in a Virtualized Multi-Core Server: Which is More Effective and When Inkwon Hwang, Student Member and Massoud Pedram, Fellow, IEEE Abstract
More informationChe-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University
Che-Wei Chang chewei@mail.cgu.edu.tw Department of Computer Science and Information Engineering, Chang Gung University } 2017/11/15 Midterm } 2017/11/22 Final Project Announcement 2 1. Introduction 2.
More informationHierarchical Anomaly Detection in Load Testing with StormRunner Load
White Paper Application Development, Test & Delivery Hierarchical Anomaly Detection in Load Testing with StormRunner Load A fresh approach to cloud-based website load testing is proving more effective
More informationCPU scheduling. CPU Scheduling
EECS 3221 Operating System Fundamentals No.4 CPU scheduling Prof. Hui Jiang Dept of Electrical Engineering and Computer Science, York University CPU Scheduling CPU scheduling is the basis of multiprogramming
More informationISSP User Guide CY3207ISSP. Revision C
CY3207ISSP ISSP User Guide Revision C Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights Copyrights
More informationCompensation Planning Application
Compensation Planning Application Why Physician Compensation? More and more organizations are formally aligning with physicians. These organizations require large support structures to effectively manage
More informationThe Elusive Metric for Low-Power Architecture Research
The Elusive Metric for Low-Power Architecture Research Hsien-Hsin Hsin Sean Lee Joshua B. Fryman A. Utku Diril Yuvraj S. Dhillon Center for Experimental Research in Computer Systems Georgia Institute of
More informationTradeoff between Reliability and Power Management
Tradeoff between Reliability and Power Management 9/1/2005 FORGE Lee, Kyoungwoo Contents 1. Overview of relationship between reliability and power management 2. Dakai Zhu, Rami Melhem and Daniel Moss e,
More informationCMP 338: Third Class
CMP 338: Third Class HW 2 solution Conversion between bases The TINY processor Abstraction and separation of concerns Circuit design big picture Moore s law and chip fabrication cost Performance What does
More informationChapter 7. Sequential Circuits Registers, Counters, RAM
Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage
More informationCPU Scheduling. CPU Scheduler
CPU Scheduling These slides are created by Dr. Huang of George Mason University. Students registered in Dr. Huang s courses at GMU can make a single machine readable copy and print a single copy of each
More informationSwitch Fabrics. Switching Technology S P. Raatikainen Switching Technology / 2004.
Switch Fabrics Switching Technology S38.65 http://www.netlab.hut.fi/opetus/s3865 L4 - Switch fabrics Basic concepts Time and space switching Two stage switches Three stage switches Cost criteria Multi-stage
More informationA Tale of Two Erasure Codes in HDFS
A Tale of Two Erasure Codes in HDFS Dynamo Mingyuan Xia *, Mohit Saxena +, Mario Blaum +, and David A. Pease + * McGill University, + IBM Research Almaden FAST 15 何军权 2015-04-30 1 Outline Introduction
More informationALU A functional unit
ALU A functional unit that performs arithmetic operations such as ADD, SUB, MPY logical operations such as AND, OR, XOR, NOT on given data types: 8-,16-,32-, or 64-bit values A n-1 A n-2... A 1 A 0 B n-1
More informationArcGIS Enterprise: What s New. Philip Heede Shannon Kalisky Melanie Summers Sam Williamson
ArcGIS Enterprise: What s New Philip Heede Shannon Kalisky Melanie Summers Sam Williamson ArcGIS Enterprise is the new name for ArcGIS for Server What is ArcGIS Enterprise ArcGIS Enterprise is powerful
More informationStatistical Reliability Modeling of Field Failures Works!
Statistical Reliability Modeling of Field Failures Works! David Trindade, Ph.D. Distinguished Principal Engineer Sun Microsystems, Inc. Quality & Productivity Research Conference 1 Photo by Dave Trindade
More informationIntroduction: Computer Science is a cluster of related scientific and engineering disciplines concerned with the study and application of computations. These disciplines range from the pure and basic scientific
More informationEnabling ENVI. ArcGIS for Server
Enabling ENVI throughh ArcGIS for Server 1 Imagery: A Unique and Valuable Source of Data Imagery is not just a base map, but a layer of rich information that can address problems faced by GIS users. >
More informationRevenue Maximization in a Cloud Federation
Revenue Maximization in a Cloud Federation Makhlouf Hadji and Djamal Zeghlache September 14th, 2015 IRT SystemX/ Telecom SudParis Makhlouf Hadji Outline of the presentation 01 Introduction 02 03 04 05
More informationData Canopy. Accelerating Exploratory Statistical Analysis. Abdul Wasay Xinding Wei Niv Dayan Stratos Idreos
Accelerating Exploratory Statistical Analysis Abdul Wasay inding Wei Niv Dayan Stratos Idreos Statistics are everywhere! Algorithms Systems Analytic Pipelines 80 Temperature 60 40 20 0 May 2017 80 Temperature
More informationIntegrated Electricity Demand and Price Forecasting
Integrated Electricity Demand and Price Forecasting Create and Evaluate Forecasting Models The many interrelated factors which influence demand for electricity cannot be directly modeled by closed-form
More informationReducing NVM Writes with Optimized Shadow Paging
Reducing NVM Writes with Optimized Shadow Paging Yuanjiang Ni, Jishen Zhao, Daniel Bittman, Ethan L. Miller Center for Research in Storage Systems University of California, Santa Cruz Emerging Technology
More informationMotors Automation Energy Transmission & Distribution Coatings. Servo Drive SCA06 V1.5X. Addendum to the Programming Manual SCA06 V1.
Motors Automation Energy Transmission & Distribution Coatings Servo Drive SCA06 V1.5X SCA06 V1.4X Series: SCA06 Language: English Document Number: 10003604017 / 01 Software Version: V1.5X Publication Date:
More information2 How many distinct elements are in a stream?
Dealing with Massive Data January 31, 2011 Lecture 2: Distinct Element Counting Lecturer: Sergei Vassilvitskii Scribe:Ido Rosen & Yoonji Shin 1 Introduction We begin by defining the stream formally. Definition
More informationModule 5: CPU Scheduling
Module 5: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Algorithm Evaluation 5.1 Basic Concepts Maximum CPU utilization obtained
More informationRS 1700/1900/2300/2900 High Density Reticle Stockers
RS 1700/1900/2300/2900 High Density Reticle Stockers CONTAMINATION CONTROL SOLUTIONS Benefits Secure reticle storage Tec-Cell technology Prolongs the reticle lifetime Fast reticle access time High storage
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 21: April 4, 2017 Memory Overview, Memory Core Cells Penn ESE 570 Spring 2017 Khanna Today! Memory " Classification " ROM Memories " RAM Memory
More informationSt art. rp m. Km /h 1: : : : : : : : : : : : :5 2.5.
modified 22/05/14 t 3:5 2.5 3:5 5.0 3:5 7.5 4:0 0.0 4:0 2.5 4:0 5.0 4:0 7.5 4:1 0.0 4:1 2.5 4:1 5.0 4:1 7.5 4:2 0.0 Km /h 0 25 50 75 100 125 150 175 200 225 rp m 0 250 0 500 0 750 0 100 00 125 00 1 2 3
More informationArup Nanda Starwood Hotels
Arup Nanda Starwood Hotels Why Analyze The Database is Slow! Storage, CPU, memory, runqueues all affect the performance Know what specifically is causing them to be slow To build a profile of the application
More informationChapter 6: CPU Scheduling
Chapter 6: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Algorithm Evaluation 6.1 Basic Concepts Maximum CPU utilization obtained
More informationMore on Input Distributions
More on Input Distributions Importance of Using the Correct Distribution Replacing a distribution with its mean Arrivals Waiting line Processing order System Service mean interarrival time = 1 minute mean
More informationDemand Forecasting. for. Microsoft Dynamics 365 for Operations. User Guide. Release 7.1. April 2018
Demand Forecasting for Microsoft Dynamics 365 for Operations User Guide Release 7.1 April 2018 2018 Farsight Solutions Limited All Rights Reserved. Portions copyright Business Forecast Systems, Inc. This
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationNon-Acoustical Inputs
CHAPTER 18 Non-Acoustical Inputs This chapter discusses the use of external transducers and devices to provide non-acoustical data to the Model 831. Included are the following: 831-INT 831-INT Interface
More informationMetConsole AWOS. (Automated Weather Observation System) Make the most of your energy SM
MetConsole AWOS (Automated Weather Observation System) Meets your aviation weather needs with inherent flexibility, proven reliability Make the most of your energy SM Automated Weather Observation System
More informationAdvanced Adaptive Control for Unintended System Behavior
Advanced Adaptive Control for Unintended System Behavior Dr. Chengyu Cao Mechanical Engineering University of Connecticut ccao@engr.uconn.edu jtang@engr.uconn.edu Outline Part I: Challenges: Unintended
More informationChapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory
SRAM Design Chapter Overview Classification Architectures The Core Periphery Reliability Semiconductor Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable
More informationMODELS Number WW4.x For Europe & Others V 50HZ
MODELS Number NA4.x For USA/Canada/Mexico 110-120V 60HZ MODELS Number WW4.x For Europe & Others 210-240V 50HZ Thank you for purchasing the Sunflex 24 Plus Daylight Controller, The most flexible and innovative
More informationQuick Reference. Daily Cleaning Procedures Pages 3-8 Stopping Conditions & Recovery Steps Pages 9-20
Quick Reference for Daily Cleaning Procedures Pages 3-8 Stopping Conditions & Recovery Steps Pages 9-20 852 Feehanville Drive Mt. Prospect, IL 60056 Telephone: (847) 299-9550 Fax: (847) 759-3091 2009 CUMMINS-ALLISON
More informationISM Evolution. Elscolab. Nederland BV
ISM Evolution Agenda Introduction Marketing Strategy ISM Concept & Technology Product Offering Applications Digital Communication and ISM Outlook 1 Agenda Introduction Marketing Strategy ISM Concept &
More informationCS 453 Operating Systems. Lecture 7 : Deadlock
CS 453 Operating Systems Lecture 7 : Deadlock 1 What is Deadlock? Every New Yorker knows what a gridlock alert is - it s one of those days when there is so much traffic that nobody can move. Everything
More informationFleet Asset Management
Fleet Asset Management Maximum Profit by Minimum Planning April, 2017 1 PERFORMERS Performance is all that matters and that is what Fleet Asset Management is all about Brad Pitt Einstein Old Russian lady
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More informationO P E R A T I N G M A N U A L
OPERATING MANUAL WeatherJack OPERATING MANUAL 1-800-645-1061 The baud rate is 2400 ( 8 bits, 1 stop bit, no parity. Flow control = none) To make sure the unit is on line, send an X. the machine will respond
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationQuick Reference Manual. Ver. 1.3
Quick Reference Manual Ver. 1.3 1 EXASITE Voyage EXSITE Voyage is a web-based communication tool designed to support the following users; Ship operators who utilize Optimum Ship Routing (OSR) service in
More informationMass Asset Additions. Overview. Effective mm/dd/yy Page 1 of 47 Rev 1. Copyright Oracle, All rights reserved.
Overview Effective mm/dd/yy Page 1 of 47 Rev 1 System References None Distribution Oracle Assets Job Title * Ownership The Job Title [list@yourcompany.com?subject=eduxxxxx] is responsible for ensuring
More informationFault Modeling. 李昆忠 Kuen-Jong Lee. Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan. VLSI Testing Class
Fault Modeling 李昆忠 Kuen-Jong Lee Dept. of Electrical Engineering National Cheng-Kung University Tainan, Taiwan Class Fault Modeling Some Definitions Why Modeling Faults Various Fault Models Fault Detection
More informationAnalog Computation in Flash Memory for Datacenter-scale AI Inference in a Small Chip
1 Analog Computation in Flash Memory for Datacenter-scale AI Inference in a Small Chip Dave Fick, CTO/Founder Mike Henry, CEO/Founder About Mythic 2 Focused on high-performance Edge AI Full stack co-design:
More informationQUANTUM CONCEPT. Swimming User s Manual
QUANTUM CONCEPT Swimming User s Manual 480.508.0 Version.4 Edition July 05 Documentation Updates Swiss Timing Ltd. reserves the right to make improvements in the products described in this documentation
More informationPrioritized Garbage Collection Using the Garbage Collector to Support Caching
Prioritized Garbage Collection Using the Garbage Collector to Support Caching Diogenes Nunez, Samuel Z. Guyer, Emery D. Berger Tufts University, University of Massachusetts Amherst November 2, 2016 D.
More information! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 3, 8 Memory: Core Cells Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery Penn ESE 57 Spring 8 - Khanna
More informationWeb GIS & ArcGIS Pro. Zena Pelletier Nick Popovich
Web GIS & ArcGIS Pro Zena Pelletier Nick Popovich Web GIS Transformation of the ArcGIS Platform Desktop Apps GIS Web Maps Web Scenes Layers Evolution of the modern GIS Desktop GIS (standalone GIS) GIS
More informationNINE CHOICE SERIAL REACTION TIME TASK
instrumentation and software for research NINE CHOICE SERIAL REACTION TIME TASK MED-STATE NOTATION PROCEDURE SOF-700RA-8 USER S MANUAL DOC-025 Rev. 1.3 Copyright 2013 All Rights Reserved MED Associates
More informationMaxim > Design Support > Technical Documents > Application Notes > Battery Management > APP 131
Maxim > Design Support > Technical Documents > Application Notes > Battery Management > APP 131 Keywords: battery fuel gauge, battery monitors, integrated circuits, ICs, coulomb counter, Li-Ion battery
More informationAn Algorithm for a Two-Disk Fault-Tolerant Array with (Prime 1) Disks
An Algorithm for a Two-Disk Fault-Tolerant Array with (Prime 1) Disks Sanjeeb Nanda and Narsingh Deo School of Computer Science University of Central Florida Orlando, Florida 32816-2362 sanjeeb@earthlink.net,
More informationLeveraging Web GIS: An Introduction to the ArcGIS portal
Leveraging Web GIS: An Introduction to the ArcGIS portal Derek Law Product Management DLaw@esri.com Agenda Web GIS pattern Product overview Installation and deployment Configuration options Security options
More information2. Accelerated Computations
2. Accelerated Computations 2.1. Bent Function Enumeration by a Circular Pipeline Implemented on an FPGA Stuart W. Schneider Jon T. Butler 2.1.1. Background A naive approach to encoding a plaintext message
More informationChapter 3. Digital Design and Computer Architecture, 2 nd Edition. David Money Harris and Sarah L. Harris. Chapter 3 <1>
Chapter 3 Digital Design and Computer Architecture, 2 nd Edition David Money Harris and Sarah L. Harris Chapter 3 Chapter 3 :: Topics Introduction Latches and Flip-Flops Synchronous Logic Design Finite
More informationIntroducing a Bioinformatics Similarity Search Solution
Introducing a Bioinformatics Similarity Search Solution 1 Page About the APU 3 The APU as a Driver of Similarity Search 3 Similarity Search in Bioinformatics 3 POC: GSI Joins Forces with the Weizmann Institute
More informationXR Analog Clock - Manual Setting Model Troubleshooting Guide
Primex XR 72MHz Synchronized Time Solution XR Analog Clock - Manual Setting Model Troubleshooting Guide 2018 Primex. All Rights Reserved. The Primex logo is a registered trademark of Primex. All other
More informationCircular Motion and Centripetal Force
[For International Campus Lab ONLY] Objective Measure the centripetal force with the radius, mass, and speed of a particle in uniform circular motion. Theory ----------------------------- Reference --------------------------
More informationAstroPortal: A Science Gateway for Large-scale Astronomy Data Analysis
AstroPortal: A Science Gateway for Large-scale Astronomy Data Analysis Ioan Raicu Distributed Systems Laboratory Computer Science Department University of Chicago Joint work with: Ian Foster: Univ. of
More informationAlgorithms and Data Structures
Algorithms and Data Structures, Divide and Conquer Albert-Ludwigs-Universität Freiburg Prof. Dr. Rolf Backofen Bioinformatics Group / Department of Computer Science Algorithms and Data Structures, December
More informationArcGIS Enterprise: What s New. Philip Heede Shannon Kalisky Melanie Summers Shreyas Shinde
ArcGIS Enterprise: What s New Philip Heede Shannon Kalisky Melanie Summers Shreyas Shinde ArcGIS Enterprise is the new name for ArcGIS for Server ArcGIS Enterprise Software Components ArcGIS Server Portal
More informationCOMP9334 Capacity Planning for Computer Systems and Networks
COMP9334 Capacity Planning for Computer Systems and Networks Week 2: Operational Analysis and Workload Characterisation COMP9334 1 Last lecture Modelling of computer systems using Queueing Networks Open
More informationTHE MEASUREMENT OF SOLAR ULTRAVIOLET SPECTRAL IRRADIANCE PROBLEMS & SOLUTIONS
THE MEASUREMENT OF SOLAR ULTRAVIOLET SPECTRAL IRRADIANCE PROBLEMS & SOLUTIONS INTRODUCTION In recent years, researchers involved in many unrelated scientific disciplines have acquired an interest in accurately
More information