LMV821, LMV824. Single and Quad Low Voltage, Rail-to-Rail Operational Amplifiers

Transcription

1 Single and Quad Low Voltage, Rail-to-Rail Operational Amplifiers The LMV82 and LMV824 are operational amplifiers with low input voltage offset and drift vs. temperature. In spite of low quiescent current requirements these devices have 5 MHz bandwidth and.4 V/ s slew rate. In addition they provide rail to rail output swing into 0 loads. The input common mode voltage range includes ground, and the maximum input offset voltage is only 3.5 mv. Substantially large capacitive loads can be driven by simply adding a pullup resistor or isolation resistor. The LMV82 (single) is available in a space saving S70 5 while the quad comes in SOI and TSSOP packages. Features Low Offset Voltage: 3.5 mv Very low Offset Drift:.0 V/ High Bandwidth: 5 MHz Rail to Rail Output Swing into a 0 load apable of driving highly capacitive loads Small Packages: LMV82 in S 70 LMV824 in SOI 4 and TSSOP 4 These Devices are Pb Free and are RoHS ompliant S 70 ASE 49A TSSOP 4 ASE 948G ORDERING AND MARKING INFORMATION See detailed ordering, marking and shipping information in the package dimensions section on page 2 of this data sheet. SOI 4 ASE 75A Typical Applications Notebook omputers PDAs Modem Transmitter/ Receivers GAIN (db) V S = 5 V, R L = 00 k 20 k 0k 00k M 0M FREQUENY (Hz) Figure. Gain vs. Frequency MRR (db) V S = 5 V INPUT OMMON MODE VOLTAGE (V) Figure 2. MRR vs. Input ommon Mode Voltage Semiconductor omponents Industries, LL, 205 May, 205 Rev. 3 Publication Order Number: LMV82/D

2 MARKING DIAGRAMS AAE M S 70 SOI 4 TSSOP 4 AAEM = Specific Device ode = Date ode = Pb Free Package (Note: Microdot may be in either location) 4 LMV824G AWLYWW LMV824 = Specific Device ode A = Assembly Location WL = Wafer Lot Y = Year WW = Work Week G = Pb Free Package 4 LMV 824 ALYW LMV824 = Specific Device ode A = Assembly Location L = Wafer Lot Y = Year W = Work Week = Pb Free Package (Note: Microdot may be in either location) PIN ONNETIONS S70 5 SOI 4 TSSOP 4 +IN V IN (Top View) 5 4 V + OUTPUT OUT A IN A IN A+ V+ IN B+ IN B OUT B A + D B (Top View) 4 OUT D 3 IN D 2 IN D+ V 0 IN + 9 IN 8 OUT OUT A IN A IN A+ V+ IN B+ IN B OUT B A + D B (Top View) 4 OUT D 3 IN D 2 IN D+ V 0 IN + 9 IN 8 OUT ORDERING INFORMATION Order Number Number of hannels Specific Device Marking Package Type Shipping LMV82SQ3T2G Single AAE S 70 (Pb Free) 3000 / Tape & Reel LMV824DR2G Quad LMV824 SOI 4 (Pb Free) 2500 / Tape & Reel LMV824DTBR2G Quad LMV 824 TSSOP 4 (Pb Free) 2500 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD/D. 2

3 MAXIMUM RATINGS Symbol Rating Value Unit V S Supply Voltage (Operating Range V S = 2.7 V to 5.5 V) 5.5 V V IDR Input Differential Voltage Supply Voltage V V IR Input ommon Mode Voltage Range 0.5 to (V+) +0.5 V Maximum Input urrent 0 ma t SO Output Short ircuit (Note ) ontinuous T J Maximum Junction Temperature (Operating Range to 85 ) 50 JA Thermal Resistance /W S 70 2 SOI 4 56 TSSOP 4 90 T STG Storage Temperature 65 to 50 Mounting Temperature (Infrared or onvection 20 sec) 235 V ESD ESD Tolerance Machine Model Human Body Model V Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.. ontinuous short circuit operation to ground at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 50. Output currents in excess of 45 ma over long term may adversely affect reliability. Shorting output to either V+ or V will adversely affect reliability. 3

4 2.7V D ELETRIAL HARATERISTIS Unless otherwise noted, all min/max limits are guaranteed for T A = 25, V+ = 2.7 V, V = 0 V, V M = V+/2, V O = V+/2 and R L > M. Typical specifications represent the most likely parametric norm. Min/Max specifications are guaranteed by testing, characterization, or statistical analysis. Parameter Symbol onditions Min Typ Max Unit Input Offset Voltage V IO 3.5 mv T A = to Input Offset Voltage Average Drift TV OS V/ Input Bias urrent I B na T A = to Input Offset urrent I IO na ommon Mode Rejection Ratio T A = to MRR 0 V V M.7 V db T A = to Power Supply Rejection Ratio PSRR.5 V V+ 4 V, V = V, V O = 0 V, V M = 0.0 V T A = to db Input ommon Mode Voltage Range V M For MRR 53 db and T A = to to V Large Signal Voltage Gain AV R L = 0, V O = 0.5 V to 2.5 V 95 db T A = to R L = 2 k, V O = 0.5 V to 2.5 V T A = to +85 Output Swing V OH R L = 0 to.35 V V T A = to V OL R L = 0 to.35 V T A = to V OH R L = 2 k to.35 V T A = to V OL R L = 2 k to.35 V T A = to Output urrent I O Sourcing, V O = 0 V 2 ma Sinking, V O = 2.7 V 2 26 Supply urrent I LMV82 (Single) ma T A = to LMV824 (All Four hannels).3 T A = to

5 2.5V D ELETRIAL HARATERISTIS Unless otherwise noted, all min/max limits are guaranteed for T A = 25, V+ = 2.5 V, V = 0 V, V M = V+/2, V O = V+/2 and R L > M. Typical specifications represent the most likely parametric norm. Min/Max specifications are guaranteed by testing, characterization, or statistical analysis. Parameter Symbol onditions Min Typ Max Unit Input Offset Voltage V IO T A = to mv Output Swing V OH R L = 0 to.25 V V T A = to V OL R L = 0 to.25 V T A = to V OH R L = 2 k to.25 V T A = to V OL R L = 2 k to.25 V T A = to V A ELETRIAL HARATERISTIS Unless otherwise specified, all limits are guaranteed for T A = 25, V+ = 2.7 V, V = 0 V, V M =.0 V, V O = V+/2 and RL > M. Typical specifications represent the most likely parametric norm. Min/Max specifications are guaranteed by testing, characterization, or statistical analysis. Parameter Symbol onditions Min Typ Max Unit Slew Rate SR (Note 2).5 V/uS Gain Bandwidth Product GBWP 5 MHz Phase Margin m 55 Gain Margin G m 2.9 db Input Referred Voltage Noise e n f = khz, V M = V 2 nv/ Hz Input Referred urrent Noise i n f = khz 0.2 pa/ Hz Total Harmonic Distortion THD f = khz, AV = 2, R L = 0 k, V O =.8 V PP % Amplifier to Amplifier Isolation (Note 3) 35 db 2. onnected as voltage follower with input step from 0.5 V to.5 V. Number specified is the average of the positive and negative slew rates. 3. Input referred, R L = 00 k connected to V+/2. Each amp excited in turn with khz to produce V O = 3 V PP. For Supply Voltages < 3 V, V O = V+. 5

6 5V D ELETRIAL HARATERISTIS Unless otherwise noted, all min/max limits are guaranteed for T A = 25, V+ = 5 V,V = 0 V, VM = V+/2, V O = V+/2 and R L > M. Typical specifications represent the most likely parametric norm. Min/Max specifications are guaranteed by testing, characterization, or statistical analysis. Parameter Symbol onditions Min Typ Max Unit Input Offset Voltage V IO 3.5 mv T A = to Input Offset Voltage Average Drift TV OS V/ Input Bias urrent I B na T A = to Input Offset urrent I IO na ommon Mode Rejection Ratio T A = to MRR 0 V V M 4.0 V db T A = to Power Supply Rejection Ratio PSRR.7 V V+ 4 V, V = V, V O = 0 V, V M = 0.0 V T A = to db Input ommon Mode Voltage Range V M For MRR 58 db and T A = to to V Large Signal Voltage Gain A V R L = 0, V O =.0 V to 4.0 V db T A = to R L = 2 k, V O =.0 V to 4.0 V T A = to Output Swing V OH R L = 0 to 2.5 V V T A = to V OL R L = 0 to 2.5 V T A = to V OH RL = 2 k to 2.5 V T A = to V OL R L = 2 k to 2.5 V T A = to Output urrent I O Sourcing, Vo = 0 V ma T A = to Sinking, Vo = 5 V 20 T A = to Supply urrent I ma T A = to LMV822 (Both Applications) T A = to LMV824 (All Four Applications).3 T A = to

7 5V A ELETRIAL HARATERISTIS Unless otherwise specified, all limits are guaranteed for T A = 25, V+ = 5 V, V = 0 V, V M = 2.0 V, V O = V+/2 and R L > M. Typical specifications represent the most likely parametric norm. Min/Max specifications are guaranteed by testing, characterization, or statistical analysis. Parameter Symbol onditions Min Typ Max Unit Slew Rate SR (Note 4) 2 V/ S Gain Bandwidth Product GBWP 5.6 MHz Phase Margin m 63 Gain Margin G m.7 db Input Referred Voltage Noise e n f = khz, V M = V nv/ Hz Input Referred urrent Noise i n f = khz 0.2 pa/ Hz Total Harmonic Distortion THD f = khz, A V = 2, R L = 0 k, V O = 4. VPP 0.02 % Amplifier to Amplifier Isolation (Note 5) 35 db 4. onnected as voltage follower with input step from 0.5 V to 3.5 V. Number specified is the average of the positive and negative slew rates. 5. Input referred, R L = 00 k connected to V+/2. Each amp excited in turn with khz to produce V O = 3 V PP. (For Supply Voltages < 3 V, V O = V+). 7

8 TYPIAL PERFORMANE HARATERISTIS ROSSTALK REJETION (db) k 0k 00k FREQUENY (Hz) Figure 3. rosstalk Rejection vs. Frequency +PSRR (db) V S = 5 V V S = 2.7 V 0 00 k 0k 00k M FREQUENY (Hz) Figure 4. +PSRR vs. Frequency PSRR (db) V S = 2.7 V V S = 5 V 0 00 k 0k 00k M FREQUENY (Hz) Figure 5. PSRR vs. Frequency GAIN (db) V S = 5 V, L = 0 pf, R L = 00 k k 0k 00k M 0M FREQUENY (Hz) Figure 6. Gain vs. Frequency 70 V S = 2.7 V, L = 0 pf, R L = 00 k 50 GAIN (db) k 0k 00k M 0M FREQUENY (Hz) Figure 7. Gain vs. Frequency Figure 8. Non Inverting Stability vs. apacitive Load 8

9 TYPIAL PERFORMANE HARATERISTIS GAIN (db) AV =, R L = 00 k, T A = 25 SR+ SR FREQUENY (Hz) Figure 9. Gain vs. Frequency Figure 0. Non Inverting Large Signal Step Response Figure. Non Inverting Small Signal Step Response Figure 2. Inverting Large Signal Step Response Figure 3. Inverting Small Signal Step Response 9

10 APPLIATIONS INFORMATION 50 k R 5.0 k V M3 R2 2.5 V LMV82 + V V O V O 2.5 V( R R2 ) V ref V ref 2 V 0 k R V LMV82 + R V O f O 2 R For: f o =.0 khz R = 6 k = 0.0 F Figure 4. Voltage Reference Figure 5. Wien Bridge Oscillator V V ref R R2 + V OH V O Hysteresis V in R R2 R3 V ref LMV82 + O V O O = 0 V in LMV82 V O V OL V inl V inh Given: f o = center frequency A(f o ) = gain at center frequency V in L R R R2 V in H R R R2 H R R R2 V ref (V OL V ref) V ref (V OH V ref) V ref (V OH V OL ) Figure 6. omparator with Hysteresis hoose value f o, Then : R3 Q f O R R3 2A(f O ) R R3 R2 4Q 2 R R3 For less than 0% error from operational amplifier, ((Q O f O )/BW) < 0. where f o and BW are expressed in Hz. If source impedance varies, filter may be preceded with voltage follower buffer to stabilize filter parameters. Figure 7. Multiple Feedback Bandpass Filter 0

11 PAKAGE DIMENSIONS S 88A (S 70 5/SOT 353) ASE 49A 02 ISSUE L S A G 5 4 B 2 3 D 5 PL 0.2 (0.008) M B M N NOTES:. DIMENSIONING AND TOLERANING PER ANSI Y4.5M, ONTROLLING DIMENSION: INH A 0 OBSOLETE. NEW STANDARD 49A DIMENSIONS A AND B DO NOT INLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. INHES MILLIMETERS DIM MIN MAX MIN MAX A B D G BS 0.65 BS H J K N REF 0.20 REF S J H K SOLDER FOOTPRINT SALE 20: mm inches

12 PAKAGE DIMENSIONS SOI 4 ASE 75A 03 ISSUE K H M B M e D 7 3X b A B E 0.25 M A S B S A A SEATING PLANE L DETAIL A h X 45 M A3 DETAIL A NOTES:. DIMENSIONING AND TOLERANING PER ASME Y4.5M, ONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b DOES NOT INLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.3 TOTAL IN EXESS OF AT MAXIMUM MATERIAL ONDITION. 4. DIMENSIONS D AND E DO NOT INLUDE MOLD PROTRUSIONS. 5. MAXIMUM MOLD PROTRUSION 0.5 PER SIDE. MILLIMETERS INHES DIM MIN MAX MIN MAX A A A b D E e.27 BS BS H h L M SOLDERING FOOTPRINT* X.8.27 PITH 4X 0.58 DIMENSIONS: MILLIMETERS *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. 2

13 PAKAGE DIMENSIONS 0.5 (0.006) T 0.5 (0.006) T L 0.0 (0.004) T SEATING PLANE U U S 2X L/2 PIN IDENT. S D 4 G 4X K REF A V 0.0 (0.004) M T U S V S 8 7 B U H N TSSOP 4 ASE 948G ISSUE B N J J F DETAIL E DETAIL E 0.25 (0.00) K K M ÇÇÇ ÉÉÉ SETION N N W NOTES:. DIMENSIONING AND TOLERANING PER ANSI Y4.5M, ONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXEED 0.5 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXEED 0.25 (0.00) PER SIDE. 5. DIMENSION K DOES NOT INLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXESS OF THE K DIMENSION AT MAXIMUM MATERIAL ONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE W. MILLIMETERS INHES DIM MIN MAX MIN MAX A B D F G 0.65 BS BS H J J K K L 6. BS BS M SOLDERING FOOTPRINT PITH 4X X.26 DIMENSIONS: MILLIMETERS ON Semiconductor and the are registered trademarks of Semiconductor omponents Industries, LL (SILL) or its subsidiaries in the United States and/or other countries. SILL owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SILL s product/patent coverage may be accessed at /site/pdf/patent Marking.pdf. SILL reserves the right to make changes without further notice to any products herein. SILL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SILL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Typical parameters which may be provided in SILL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SILL does not convey any license under its patent rights nor the rights of others. SILL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SILL product could create a situation where personal injury or death may occur. Should Buyer purchase or use SILL products for any such unintended or unauthorized application, Buyer shall indemnify and hold SILL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SILL was negligent regarding the design or manufacture of the part. SILL is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLIATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution enter for ON Semiconductor P.O. Box 563, Denver, olorado 27 USA Phone: or Toll Free USA/anada Fax: or Toll Free USA/anada orderlit@onsemi.com N. American Technical Support: Toll Free USA/anada Europe, Middle East and Africa Technical Support: Phone: Japan ustomer Focus enter Phone: ON Semiconductor Website: Order Literature: For additional information, please contact your local Sales Representative LMV82/D