Probabilistic and Approximate Computing. Dr. Laura Monroe

Size: px
Start display at page:

Download "Probabilistic and Approximate Computing. Dr. Laura Monroe"

Transcription

1 Probabilistic and Approximate Computing Dr. Laura Monroe Ultrascale Systems Research Center Los Alamos National Laboratory Rebooting Computing Summit 4 Washington, DC December 10, 2015

2 Probabilistic Computing A non-deterministic approach to computation Can be probabilistic hardware or software (or both) Taking a wide view, and including probability calculations Both a challenge and an opportunity A challenge because this is coming, in the late-cmos and post-cmos time frames A challenge because this is a fundamental change in thinking about computing An opportunity, since we may be able to represent and solve problems not easily computable in other ways

3 Probabilistic Computing Motivations State of the Art Probabilistic vs. Approximate Research Challenges

4 Why Probabilistic? Emerging hardware directions Power limitations Resilience Performance gains? New approaches to compute

5 Motivation: Futures Physical limits relating to feature size As feature size is reduced to a certain point, deterministic computing will become impossible Because soft error susceptibility increases Vendor roadmaps (Near-threshold voltage) Also sub-threshold? Some savings, but we do hit a wall there

6 Motivation: Power Savings Current probabilistic chip designs are able to reduce power Rice PCMOS prototype has shown 7x performance improvement on image processing using 30x less power Lyric s error correction chip has shown 10x reduced power consumption over conventional chips DARPA UPSIDE is showing multiple orders of magnitude improvements available to computations that can run effectively on probabilistic hardware Attention to both HW and SW is needed This is a true co-design problem

7 Motivation: Reliability FUTURES: We expect more faults in the future (feature size, near-threshold voltage) We are seeing them more and more today POWER: Some of these features (such as nearthreshold voltage) should lead to power savings RESILIENCE: Some probabilistic approaches can be seen as an approach to calculate correctly in the face of faults

8 Motivation: Resilience Field observations show many errors caused by bitflips to data values We have studied faults in DRAM, SRAM and GPGPUs on supercomputers at LANL, NERSC, and ORNL. Vilas Sridharan, Nathan DeBardeleben, Sean Blanchard, Kurt B. Ferreira, Jon Stearley, John Shalf, and Sudhanva Gurumurthi Memory Errors in Modern Systems: The Good, The Bad, and The Ugly. SIGARCH Comput. Archit. News 43, 1 (March 2015), We have found a relatively large number of single bitflips LANL ~0.3 correctable errors / min NERSC ~1 correctable error / min ORNL ~1.4 correctable errors / min NCSA (DSN2014) ~4.2 correctable errors / min ECC prevents these errors from being seen at the application level BUT -- Error protection can be costly Raw hardware cost (server grade components) Performance reduction, memory capacity reduction Power Current ECC corrects single-bit errors, but we see multiple-bit errors too

9 Motivation: New Technical Areas In existence now: Early prototypical uses include such things as error-correcting code memory and image processing. Integer math, needs exact answers but can be made to work probabilistically Possible uses later: Problems that do not require exact answers, in particular, those problems with real-time constraints. This may include perceptual computation or social networking. Power-sensitive compute fields, such as mobile or satellite-based computing. Fields already making use of probabilistic computation, such as machine learning. Certain special-purpose tasks special-purpose probabilistic co-processors can be designed to suit a given problem, which could then be executed in hardware with performance benefit, in the same way GPUs are used as graphics coprocessors. Real-world problems that are probabilistic in nature, such as social interactions. Crossover with many future compute areas: Biological computing, neuro-mimetic computing, bio-systems, clusters-on-chips, social computing

10 Motivation: New Compute Paradigms Probabilistic computing is a novel computational paradigm It isn t new -- dates back to the early 50s -- but hasn t been explored as much as deterministic Applies to brain-inspired Neurons fire in a probabilistic manner Applies to social compute or compute based on largescale populations This tends to be inherently statistical and demands a good enough answer, not the correct answer Applies to biological and/or analog There is inherent measurement error in any analog scheme It is underexploited! What forms of compute might we do once released from the need for exactness and determinism? How do we as humans compute? It isn t especially deterministic.

11 Why Now? Reliability and power Both are becoming pressing problems Both are exascale problems, but post-exascale, both get worse Emerging technologies require probabilism New problems may be approached We have much existing groundwork Both late-cmos and post-cmos time frames They considered probabilistic computation in the 50s, for the same reasons. Von Neumann, Probabilistic logics and the synthesis of reliable organisms from unreliable components, "Automata studies," edited by C. E. Shannon and J. McCarthy, Princeton University Press, 1956, pp Mostly reliability, also for new problems They moved from less reliable vacuum tubes to more reliable transistors We are moving in the other direction

12 Different Way to Think About Compute You aren t always going to get the right answer When do you care and why How do you know when the answer is good enough You won t always be able to exactly reproduce your results The computer is not perfect Messy reality vs. very clean compute model This is disruptive

13 We Aren t Starting from Scratch Automata Studies Shannon, C.E., McCarthy, J., Automata studies, Annals of Mathematics Studies No. 34, Princeton University Press, Princeton Probabilistic Turing Machines With complexity classes Probabilistic Polynomial PP Runs on a probabilistic Turing machine in polynomial time Randomized Polynomial RP Runs on a probabilistic Turing machine in polynomial time If answer is NO, returns NO; if answer is YES, returns YES with prob > ½ Bounded-error Probabilistic Polynomial BPP Runs on a probabilistic Turing machine in polynomial time Gives wrong answer with probability p, 0<p<½ P = BPP? An open question Are there problems that can be solved using a probabilistic Turing machine in polynomial time, that cannot be solved on a Turing machine in poly time?

14 Hardware Intentional Probabilistic CMOS (PCMOS) (Rice) Prototype used for image processing. This application, being perceptual, does not demand perfect accuracy Krishna Palem and Avinash Lingamneni Ten Years of Building Broken Chips: The Physics and Engineering of Inexact Computing. ACM Trans. Embed. Comput. Syst. 12, 2s, Article 87 (May 2013). Biased Voltage Scaling (BIVOS) Protects more significant bits, directs error to less significant bits. In effect, provides variable bit length J. George, B. Marr, B. Akgul, and K. Palem, Probabilistic arithmetic and energy efficient embedded signal processing, in Proc. of the IEEE/ACM Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, 2006, pp Lyric chip Was used for ECC, aiming at a general purpose probability calculating chip Unintentional Error-prone hardware? Can the errors be quantified? Non-determinism introduced by small feature size

15 Software Takes input including a source of random numbers Or makes random choices during execution Examples Monte Carlo methods Sorting and searching a la Google Graph algorithms Big Data problems True random number generation via quantum noise in flash memory Wang Y., Yu, W., Wu, S., Malysa, G., Suh, G., Kan, E., Flash Memory for Ubiquitous Hardware Security Functions: True Random Number Generation and Device Fingerprints, IEEE Symposium on Security and Privacy, 2012.

16 Probabilistic and Approximate Computing Probabilistic - Accuracy Leverages the intrinsic probabilistic behavior of the underlying circuit fabric Or the stochastic behavior of a binary switch under the influence of thermal noise and other disturbances And probabilistic algorithms on deterministic or non-deterministic hardware One version: Uses random binary bit streams implemented in series and in time and computation is performed by applying gates to the stream and measuring its statistics Approximate - Precision Employs deterministic hardware designs that produce imprecise results and achieves energy efficiency by leveraging the statistical properties of the data or algorithms

17 Accuracy vs. Precision Accurate and precise Precise but not accurate Accurate but not precise Neither accurate nor precise

18 Approximate Calculation of π 1/ (1+ w) =1 w + w 2 w / (1+ x 2 ) =1 x 2 + x 4 x y 1/ (1+ x 2 ) = arctan y = y y y5 5 y Substitute y = 1: π/4 = 1-1/3 + 1/5-1/ Get sequence for π: 4, , , , , , , , , , etc. Always the same approximate answer after the same number of summands.

19 Probabilistic Calculation of π The ratio of the dark circle to the light square is π/4

20 Probabilistic Calculation of π The ratio of the dark circle to the light square is π/4 Randomly insert points

21 Probabilistic Calculation of π The ratio of the dark circle to the light square is π/4 Randomly insert points

22 Probabilistic Calculation of π The ratio of the dark circle to the light square is π/4 Randomly insert points As the number of points increases, the ratio of points inside the circle to total points also approaches π/4

23 Probabilistic Calculation of π The ratio of the dark circle to the light square is π/4 Randomly insert points As the number of points increases, the ratio of points inside the circle to total points also approaches π/4 100,000 runs, different every time: , , , , , ,

24 Probabilistic vs. Approximate Calculation Probabilistic Approximate Different answer every time Always the same answer after the same number of iterations Non-deterministic Accurate Can give power savings, better resilience Deterministic Precise Can give power savings, better resilience

25 Some Domain Examples Image processing HW, SW Sort and search - SW Error-correcting codes HW, SW Integer arithmetic SW, hopefully HW soon Bayesian inference machine probability calculations with nano hardware support Direct mapping of the calculations to analog hardware These are things that have been or are being done. Q: What other domains might benefit from this?

26 Research Challenges Across the Stack Paradigm change major shift in thought But not really so far off of the scientific method More of a change in how we think of computers Mapping problems to probabilistic methods Similar to the move from serial to parallel models Applications and Tools e.g., debugging! Programming languages Programming models Software stack Standards Architecture Power, resilience, performance Device level Understanding of fault models Mathematical mapping to physical devices

27 Big questions Is it in principle better than conventional for certain problems? (P=BPP) What is the meaning of a right answer? How best to map problems to probabilistic computation techniques? Heuristics or patterns for probabilistic computation? How best to write apps? How to understand the device itself? How to model a computer build on a given device? How can probabilistic computing best target problems in national security and open science?

28 Takeaways Probabilistic hardware is coming. Applies to many new paradigms, is cross-cutting. Lots of benefits. Lots of new opportunities. But a different way of thinking about compute, so Lots of interesting questions to explore.

Stochastic Computing: A Design Sciences Approach to Moore s Law

Stochastic Computing: A Design Sciences Approach to Moore s Law Stochastic Computing: A Design Sciences Approach to Moore s Law Naresh Shanbhag Department of Electrical and Computer Engineering Coordinated Science Laboratory University of Illinois at Urbana Champaign

More information

Thermal noise driven computing

Thermal noise driven computing Published: Applied Physics Letters 89, 144104 (2006) (October 2) arxiv.org/abs/physics/0607007 Thermal noise driven computing Laszlo B. Kish a) Texas A&M University, Department of Electrical and Computer

More information

Neuromorphic computing with Memristive devices. NCM group

Neuromorphic computing with Memristive devices. NCM group Neuromorphic computing with Memristive devices NCM group Why neuromorphic? New needs for computing Recognition, Mining, Synthesis (Intel) Increase of Fault (nanoscale engineering) SEMICONDUCTOR TECHNOLOGY

More information

Prime Clocks. Michael Stephen Fiske. 10th GI Conference on Autonomous Systems October 23, AEMEA Institute. San Francisco, California

Prime Clocks. Michael Stephen Fiske. 10th GI Conference on Autonomous Systems October 23, AEMEA Institute. San Francisco, California Prime Clocks Michael Stephen Fiske 10th GI Conference on Autonomous Systems October 23, 2017 AEMEA Institute San Francisco, California Motivation for Prime Clocks The mindset of mainstream computer science

More information

Lecture 6 - LANDAUER: Computing with uncertainty

Lecture 6 - LANDAUER: Computing with uncertainty Lecture 6 - LANDAUER: Computing with uncertainty Igor Neri - NiPS Laboratory, University of Perugia July 18, 2014!! NiPS Summer School 2014 ICT-Energy: Energy management at micro and nanoscales for future

More information

From Physics to Logic

From Physics to Logic From Physics to Logic This course aims to introduce you to the layers of abstraction of modern computer systems. We won t spend much time below the level of bits, bytes, words, and functional units, but

More information

How to Prepare Weather and Climate Models for Future HPC Hardware

How to Prepare Weather and Climate Models for Future HPC Hardware How to Prepare Weather and Climate Models for Future HPC Hardware Peter Düben European Weather Centre (ECMWF) Peter Düben Page 2 The European Weather Centre (ECMWF) www.ecmwf.int Independent, intergovernmental

More information

Performance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate

Performance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate Performance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate Kamal Prakash Pandey 1, Pradumn Kumar 2, Rakesh Kumar Singh 3 1, 2, 3 Department of Electronics and Communication

More information

EECS150 - Digital Design Lecture 26 - Faults and Error Correction. Types of Faults in Digital Designs

EECS150 - Digital Design Lecture 26 - Faults and Error Correction. Types of Faults in Digital Designs EECS150 - Digital Design Lecture 26 - Faults and Error Correction April 25, 2013 John Wawrzynek 1 Types of Faults in Digital Designs Design Bugs (function, timing, power draw) detected and corrected at

More information

Intro To Digital Logic

Intro To Digital Logic Intro To Digital Logic 1 Announcements... Project 2.2 out But delayed till after the midterm Midterm in a week Covers up to last lecture + next week's homework & lab Nick goes "H-Bomb of Justice" About

More information

Reducing power in using different technologies using FSM architecture

Reducing power in using different technologies using FSM architecture Reducing power in using different technologies using FSM architecture Himani Mitta l, Dinesh Chandra 2, Sampath Kumar 3,2,3 J.S.S.Academy of Technical Education,NOIDA,U.P,INDIA himanimit@yahoo.co.in, dinesshc@gmail.com,

More information

STOCHASTIC LOGIC Architectures for post-cmos switches

STOCHASTIC LOGIC Architectures for post-cmos switches STOCHASTIC LOGIC Architectures for post-cmos switches David S. Ricketts Electrical & Computer Carnegie Mellon University www.ece.cmu.edu/~ricketts Jehoshua (Shuki) Bruck Engineering Electrical Engineering

More information

ECE/CS 250 Computer Architecture

ECE/CS 250 Computer Architecture ECE/CS 250 Computer Architecture Basics of Logic Design: Boolean Algebra, Logic Gates (Combinational Logic) Tyler Bletsch Duke University Slides are derived from work by Daniel J. Sorin (Duke), Alvy Lebeck

More information

ECE 250 / CPS 250 Computer Architecture. Basics of Logic Design Boolean Algebra, Logic Gates

ECE 250 / CPS 250 Computer Architecture. Basics of Logic Design Boolean Algebra, Logic Gates ECE 250 / CPS 250 Computer Architecture Basics of Logic Design Boolean Algebra, Logic Gates Benjamin Lee Slides based on those from Andrew Hilton (Duke), Alvy Lebeck (Duke) Benjamin Lee (Duke), and Amir

More information

CSE370: Introduction to Digital Design

CSE370: Introduction to Digital Design CSE370: Introduction to Digital Design Course staff Gaetano Borriello, Brian DeRenzi, Firat Kiyak Course web www.cs.washington.edu/370/ Make sure to subscribe to class mailing list (cse370@cs) Course text

More information

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices? EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by

More information

1.10 (a) Function of AND, OR, NOT, NAND & NOR Logic gates and their input/output.

1.10 (a) Function of AND, OR, NOT, NAND & NOR Logic gates and their input/output. Chapter 1.10 Logic Gates 1.10 (a) Function of AND, OR, NOT, NAND & NOR Logic gates and their input/output. Microprocessors are the central hardware that runs computers. There are several components that

More information

Quantum Computing. Separating the 'hope' from the 'hype' Suzanne Gildert (D-Wave Systems, Inc) 4th September :00am PST, Teleplace

Quantum Computing. Separating the 'hope' from the 'hype' Suzanne Gildert (D-Wave Systems, Inc) 4th September :00am PST, Teleplace Quantum Computing Separating the 'hope' from the 'hype' Suzanne Gildert (D-Wave Systems, Inc) 4th September 2010 10:00am PST, Teleplace The Hope All computing is constrained by the laws of Physics and

More information

SPECIAL PROJECT PROGRESS REPORT

SPECIAL PROJECT PROGRESS REPORT SPECIAL PROJECT PROGRESS REPORT Progress Reports should be 2 to 10 pages in length, depending on importance of the project. All the following mandatory information needs to be provided. Reporting year

More information

Computational Complexity

Computational Complexity p. 1/24 Computational Complexity The most sharp distinction in the theory of computation is between computable and noncomputable functions; that is, between possible and impossible. From the example of

More information

1 Brief Introduction to Quantum Mechanics

1 Brief Introduction to Quantum Mechanics CMSC 33001: Novel Computing Architectures and Technologies Lecturer: Yongshan Ding Scribe: Jean Salac Lecture 02: From bits to qubits October 4, 2018 1 Brief Introduction to Quantum Mechanics 1.1 Quantum

More information

Lecture 22: Quantum computational complexity

Lecture 22: Quantum computational complexity CPSC 519/619: Quantum Computation John Watrous, University of Calgary Lecture 22: Quantum computational complexity April 11, 2006 This will be the last lecture of the course I hope you have enjoyed the

More information

Word-length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator

Word-length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator Word-length Optimization and Error Analysis of a Multivariate Gaussian Random Number Generator Chalermpol Saiprasert, Christos-Savvas Bouganis and George A. Constantinides Department of Electrical & Electronic

More information

Addressing Challenges in Neuromorphic Computing with Memristive Synapses

Addressing Challenges in Neuromorphic Computing with Memristive Synapses Addressing Challenges in Neuromorphic Computing with Memristive Synapses Vishal Saxena 1, Xinyu Wu 1 and Maria Mitkova 2 1 Analog Mixed-Signal and Photonic IC (AMPIC) Lab 2 Nanoionic Materials and Devices

More information

! Chris Diorio. ! Gaetano Borrielo. ! Carl Ebeling. ! Computing is in its infancy

! Chris Diorio. ! Gaetano Borrielo. ! Carl Ebeling. ! Computing is in its infancy Welcome to CSE370 Special Thanks!! Instructor: ruce Hemingway " Ts: ryan Nelson and John Hwang " Tool Specialist: Cory Crawford Lecture Materials:! Chris Diorio! Class web " http://www.cs.washington.edu/education/courses/370/currentqtr/

More information

Featured Articles Advanced Research into AI Ising Computer

Featured Articles Advanced Research into AI Ising Computer 156 Hitachi Review Vol. 65 (2016), No. 6 Featured Articles Advanced Research into AI Ising Computer Masanao Yamaoka, Ph.D. Chihiro Yoshimura Masato Hayashi Takuya Okuyama Hidetaka Aoki Hiroyuki Mizuno,

More information

ECE/CS 250: Computer Architecture. Basics of Logic Design: Boolean Algebra, Logic Gates. Benjamin Lee

ECE/CS 250: Computer Architecture. Basics of Logic Design: Boolean Algebra, Logic Gates. Benjamin Lee ECE/CS 250: Computer Architecture Basics of Logic Design: Boolean Algebra, Logic Gates Benjamin Lee Slides based on those from Alvin Lebeck, Daniel Sorin, Andrew Hilton, Amir Roth, Gershon Kedem Admin

More information

Chapter 1. Introduction

Chapter 1. Introduction Chapter 1 Introduction Symbolical artificial intelligence is a field of computer science that is highly related to quantum computation. At first glance, this statement appears to be a contradiction. However,

More information

Ultra Efficient Embedded SOC Architectures based on Probabilistic CMOS (PCMOS) Technology

Ultra Efficient Embedded SOC Architectures based on Probabilistic CMOS (PCMOS) Technology Ultra Efficient Embedded SOC Architectures based on Probabilistic CMOS (PCMOS) Technology Lakshmi N Chakrapani, Bilge E S Akgul, Suresh Cheemalavavgu, Pinar Korkmaz, Krishna V Palem, Balasubramanian Seshasayee

More information

Week 2: Defining Computation

Week 2: Defining Computation Computational Complexity Theory Summer HSSP 2018 Week 2: Defining Computation Dylan Hendrickson MIT Educational Studies Program 2.1 Turing Machines Turing machines provide a simple, clearly defined way

More information

Discrete Tranformation of Output in Cellular Automata

Discrete Tranformation of Output in Cellular Automata Discrete Tranformation of Output in Cellular Automata Aleksander Lunøe Waage Master of Science in Computer Science Submission date: July 2012 Supervisor: Gunnar Tufte, IDI Norwegian University of Science

More information

A Reconfigurable Quantum Computer

A Reconfigurable Quantum Computer A Reconfigurable Quantum Computer David Moehring CEO, IonQ, Inc. College Park, MD Quantum Computing for Business 4-6 December 2017, Mountain View, CA IonQ Highlights Full Stack Quantum Computing Company

More information

VLSI Design I. Defect Mechanisms and Fault Models

VLSI Design I. Defect Mechanisms and Fault Models VLSI Design I Defect Mechanisms and Fault Models He s dead Jim... Overview Defects Fault models Goal: You know the difference between design and fabrication defects. You know sources of defects and you

More information

Energy Parsimonious Circuit Design through Probabilistic Pruning

Energy Parsimonious Circuit Design through Probabilistic Pruning Parsimonious Circuit Design through Probabilistic Pruning Avinash Lingamneni, Christian Enz, Jean-Luc Nagel, Krishna Palem and Christian Piguet Centre Suisse d Electronique et de Microtechnique (CSEM)

More information

CMOS Ising Computer to Help Optimize Social Infrastructure Systems

CMOS Ising Computer to Help Optimize Social Infrastructure Systems FEATURED ARTICLES Taking on Future Social Issues through Open Innovation Information Science for Greater Industrial Efficiency CMOS Ising Computer to Help Optimize Social Infrastructure Systems As the

More information

CS 700: Quantitative Methods & Experimental Design in Computer Science

CS 700: Quantitative Methods & Experimental Design in Computer Science CS 700: Quantitative Methods & Experimental Design in Computer Science Sanjeev Setia Dept of Computer Science George Mason University Logistics Grade: 35% project, 25% Homework assignments 20% midterm,

More information

Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates

Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates Design and Implementation of Carry Adders Using Adiabatic and Reversible Logic Gates B.BharathKumar 1, ShaikAsra Tabassum 2 1 Research Scholar, Dept of ECE, Lords Institute of Engineering & Technology,

More information

EECS150 - Digital Design Lecture 26 Faults and Error Correction. Recap

EECS150 - Digital Design Lecture 26 Faults and Error Correction. Recap EECS150 - Digital Design Lecture 26 Faults and Error Correction Nov. 26, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof.

More information

Post Von Neumann Computing

Post Von Neumann Computing Post Von Neumann Computing Matthias Kaiserswerth Hasler Stiftung (formerly IBM Research) 1 2014 IBM Corporation Foundation Purpose Support information and communication technologies (ICT) to advance Switzerland

More information

Advanced Flash and Nano-Floating Gate Memories

Advanced Flash and Nano-Floating Gate Memories Advanced Flash and Nano-Floating Gate Memories Mater. Res. Soc. Symp. Proc. Vol. 1337 2011 Materials Research Society DOI: 10.1557/opl.2011.1028 Scaling Challenges for NAND and Replacement Memory Technology

More information

Great Theoretical Ideas in Computer Science. Lecture 7: Introduction to Computational Complexity

Great Theoretical Ideas in Computer Science. Lecture 7: Introduction to Computational Complexity 15-251 Great Theoretical Ideas in Computer Science Lecture 7: Introduction to Computational Complexity September 20th, 2016 What have we done so far? What will we do next? What have we done so far? > Introduction

More information

Summary of Hyperion Research's First QC Expert Panel Survey Questions/Answers. Bob Sorensen, Earl Joseph, Steve Conway, and Alex Norton

Summary of Hyperion Research's First QC Expert Panel Survey Questions/Answers. Bob Sorensen, Earl Joseph, Steve Conway, and Alex Norton Summary of Hyperion Research's First QC Expert Panel Survey Questions/Answers Bob Sorensen, Earl Joseph, Steve Conway, and Alex Norton Hyperion s Quantum Computing Program Global Coverage of R&D Efforts

More information

Blurring the boundary between dynamics and physics. Tim Palmer, Peter Düben, Hugh McNamara University of Oxford

Blurring the boundary between dynamics and physics. Tim Palmer, Peter Düben, Hugh McNamara University of Oxford Blurring the boundary between dynamics and physics Tim Palmer, Peter Düben, Hugh McNamara University of Oxford ρ +. = ρ p + ν t u u g 2 u Resolved scales The Canonical Numerical Ansatz Unresolved scales

More information

Case Studies of Logical Computation on Stochastic Bit Streams

Case Studies of Logical Computation on Stochastic Bit Streams Case Studies of Logical Computation on Stochastic Bit Streams Peng Li 1, Weikang Qian 2, David J. Lilja 1, Kia Bazargan 1, and Marc D. Riedel 1 1 Electrical and Computer Engineering, University of Minnesota,

More information

Quantum Computing. The Future of Advanced (Secure) Computing. Dr. Eric Dauler. MIT Lincoln Laboratory 5 March 2018

Quantum Computing. The Future of Advanced (Secure) Computing. Dr. Eric Dauler. MIT Lincoln Laboratory 5 March 2018 The Future of Advanced (Secure) Computing Quantum Computing This material is based upon work supported by the Assistant Secretary of Defense for Research and Engineering and the Office of the Director

More information

Probabilistic CMOS Technology: A Survey and Future Directions

Probabilistic CMOS Technology: A Survey and Future Directions Probabilistic CMOS Technology: A Survey and Future Directions Bilge E. S. Akgul, Lakshmi N. Chakrapani, Pinar Korkmaz and Krishna V. Palem Center for Research on Embedded Systems and Technology School

More information

Binary addition example worked out

Binary addition example worked out Binary addition example worked out Some terms are given here Exercise: what are these numbers equivalent to in decimal? The initial carry in is implicitly 0 1 1 1 0 (Carries) 1 0 1 1 (Augend) + 1 1 1 0

More information

What Every Programmer Should Know About Floating-Point Arithmetic DRAFT. Last updated: November 3, Abstract

What Every Programmer Should Know About Floating-Point Arithmetic DRAFT. Last updated: November 3, Abstract What Every Programmer Should Know About Floating-Point Arithmetic Last updated: November 3, 2014 Abstract The article provides simple answers to the common recurring questions of novice programmers about

More information

Definition: Alternating time and space Game Semantics: State of machine determines who

Definition: Alternating time and space Game Semantics: State of machine determines who CMPSCI 601: Recall From Last Time Lecture Definition: Alternating time and space Game Semantics: State of machine determines who controls, White wants it to accept, Black wants it to reject. White wins

More information

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview

ECE 407 Computer Aided Design for Electronic Systems. Simulation. Instructor: Maria K. Michael. Overview 407 Computer Aided Design for Electronic Systems Simulation Instructor: Maria K. Michael Overview What is simulation? Design verification Modeling Levels Modeling circuits for simulation True-value simulation

More information

Stochastic Computational Models for Accurate Reliability Evaluation of Logic Circuits

Stochastic Computational Models for Accurate Reliability Evaluation of Logic Circuits Stochastic Computational Models for Accurate Evaluation of Logic Circuits Hao Chen and Jie Han Department of Electrical and Computer Engineering, University of Alberta Edmonton, Alberta, Canada T6G 2V4

More information

A Thermodynamic Turing Machine: Artificial Molecular Computing Using Classical Reversible Logic Switching Networks [1]

A Thermodynamic Turing Machine: Artificial Molecular Computing Using Classical Reversible Logic Switching Networks [1] 1 arxiv:0904.3273v2 [cs.cc] 14 May 2009 A Thermodynamic Turing Machine: Artificial Molecular Computing Using Classical Reversible Logic Switching Networks [1] Abstract A Thermodynamic Turing Machine (TTM)

More information

Quadratic Equations Part I

Quadratic Equations Part I Quadratic Equations Part I Before proceeding with this section we should note that the topic of solving quadratic equations will be covered in two sections. This is done for the benefit of those viewing

More information

High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family

High Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 04 (April 2015), PP.72-77 High Speed Time Efficient Reversible ALU Based

More information

CS 226: Digital Logic Design

CS 226: Digital Logic Design CS 226: Digital Logic Design 0 1 1 I S 0 1 0 S Department of Computer Science and Engineering, Indian Institute of Technology Bombay. 1 of 29 Objectives In this lecture we will introduce: 1. Logic functions

More information

I. INTRODUCTION. CMOS Technology: An Introduction to QCA Technology As an. T. Srinivasa Padmaja, C. M. Sri Priya

I. INTRODUCTION. CMOS Technology: An Introduction to QCA Technology As an. T. Srinivasa Padmaja, C. M. Sri Priya International Journal of Scientific Research in Computer Science, Engineering and Information Technology 2018 IJSRCSEIT Volume 3 Issue 5 ISSN : 2456-3307 Design and Implementation of Carry Look Ahead Adder

More information

Error Threshold for Individual Faulty Gates Using Probabilistic Transfer Matrix (PTM)

Error Threshold for Individual Faulty Gates Using Probabilistic Transfer Matrix (PTM) Available online at www.sciencedirect.com ScienceDirect AASRI Procedia 9 (2014 ) 138 145 2014 AASRI Conference on Circuits and Signal Processing (CSP 2014) Error Threshold for Individual Faulty Gates Using

More information

Definition: Alternating time and space Game Semantics: State of machine determines who

Definition: Alternating time and space Game Semantics: State of machine determines who CMPSCI 601: Recall From Last Time Lecture 3 Definition: Alternating time and space Game Semantics: State of machine determines who controls, White wants it to accept, Black wants it to reject. White wins

More information

Randomized Selection on the GPU. Laura Monroe, Joanne Wendelberger, Sarah Michalak Los Alamos National Laboratory

Randomized Selection on the GPU. Laura Monroe, Joanne Wendelberger, Sarah Michalak Los Alamos National Laboratory Randomized Selection on the GPU Laura Monroe, Joanne Wendelberger, Sarah Michalak Los Alamos National Laboratory High Performance Graphics 2011 August 6, 2011 Top k Selection on GPU Output the top k keys

More information

Performance, Power & Energy. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So

Performance, Power & Energy. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So Performance, Power & Energy ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So Recall: Goal of this class Performance Reconfiguration Power/ Energy H. So, Sp10 Lecture 3 - ELEC8106/6102 2 PERFORMANCE EVALUATION

More information

An Architectural Framework For Quantum Algorithms Processing Unit (QAPU)

An Architectural Framework For Quantum Algorithms Processing Unit (QAPU) An Architectural Framework For Quantum s Processing Unit (QAPU) Mohammad Reza Soltan Aghaei, Zuriati Ahmad Zukarnain, Ali Mamat, and ishamuddin Zainuddin Abstract- The focus of this study is developing

More information

Quantum computing with superconducting qubits Towards useful applications

Quantum computing with superconducting qubits Towards useful applications Quantum computing with superconducting qubits Towards useful applications Stefan Filipp IBM Research Zurich Switzerland Forum Teratec 2018 June 20, 2018 Palaiseau, France Why Quantum Computing? Why now?

More information

Neuromorphic architectures: challenges and opportunites in the years to come

Neuromorphic architectures: challenges and opportunites in the years to come Neuromorphic architectures: challenges and opportunites in the years to come Andreas G. Andreou andreou@jhu.edu Electrical and Computer Engineering Center for Language and Speech Processing Johns Hopkins

More information

Acknowledgments 2. Part 0: Overview 17

Acknowledgments 2. Part 0: Overview 17 Contents Acknowledgments 2 Preface for instructors 11 Which theory course are we talking about?.... 12 The features that might make this book appealing. 13 What s in and what s out............... 14 Possible

More information

Status. Embedded System Design and Synthesis. Power and temperature Definitions. Acoustic phonons. Optic phonons

Status. Embedded System Design and Synthesis. Power and temperature Definitions. Acoustic phonons. Optic phonons Status http://robertdick.org/esds/ Office: EECS 2417-E Department of Electrical Engineering and Computer Science University of Michigan Specification, languages, and modeling Computational complexity,

More information

CS187 - Science Gateway Seminar for CS and Math

CS187 - Science Gateway Seminar for CS and Math CS187 - Science Gateway Seminar for CS and Math Fall 2013 Class 3 Sep. 10, 2013 What is (not) Computer Science? Network and system administration? Playing video games? Learning to use software packages?

More information

A Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields GF(2 m )

A Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields GF(2 m ) A Simple Architectural Enhancement for Fast and Flexible Elliptic Curve Cryptography over Binary Finite Fields GF(2 m ) Stefan Tillich, Johann Großschädl Institute for Applied Information Processing and

More information

Realization of 2:4 reversible decoder and its applications

Realization of 2:4 reversible decoder and its applications Realization of 2:4 reversible decoder and its applications Neeta Pandey n66pandey@rediffmail.com Nalin Dadhich dadhich.nalin@gmail.com Mohd. Zubair Talha zubair.talha2010@gmail.com Abstract In this paper

More information

Quantum Computers. Peter Shor MIT

Quantum Computers. Peter Shor MIT Quantum Computers Peter Shor MIT 1 What is the difference between a computer and a physics experiment? 2 One answer: A computer answers mathematical questions. A physics experiment answers physical questions.

More information

Power Minimization of Full Adder Using Reversible Logic

Power Minimization of Full Adder Using Reversible Logic I J C T A, 9(4), 2016, pp. 13-18 International Science Press Power Minimization of Full Adder Using Reversible Logic S. Anandhi 1, M. Janaki Rani 2, K. Manivannan 3 ABSTRACT Adders are normally used for

More information

Novel Devices and Circuits for Computing

Novel Devices and Circuits for Computing Novel Devices and Circuits for Computing UCSB 594BB Winter 2013 Lecture 4: Resistive switching: Logic Class Outline Material Implication logic Stochastic computing Reconfigurable logic Material Implication

More information

MAA509: Quantum Computing and Information Introduction

MAA509: Quantum Computing and Information Introduction MAA509: Quantum Computing and Information Introduction November 7, 2016 November 7, 2016 1 / 19 Why make computers? Computation by hand is difficult and not very stimulating. Why not make a machine do

More information

Great Theoretical Ideas in Computer Science. Lecture 9: Introduction to Computational Complexity

Great Theoretical Ideas in Computer Science. Lecture 9: Introduction to Computational Complexity 15-251 Great Theoretical Ideas in Computer Science Lecture 9: Introduction to Computational Complexity February 14th, 2017 Poll What is the running time of this algorithm? Choose the tightest bound. def

More information

CS 154 Introduction to Automata and Complexity Theory

CS 154 Introduction to Automata and Complexity Theory CS 154 Introduction to Automata and Complexity Theory cs154.stanford.edu 1 INSTRUCTORS & TAs Ryan Williams Cody Murray Lera Nikolaenko Sunny Rajan 2 Textbook 3 Homework / Problem Sets Homework will be

More information

Sustaining Moore s Law in Embedded Computing through Probabilistic and Approximate Design: Retrospects and Prospects

Sustaining Moore s Law in Embedded Computing through Probabilistic and Approximate Design: Retrospects and Prospects Sustaining Moore s Law in Embedded Computing through Probabilistic and Approximate Design: Retrospects and Prospects Krishna V. Palem VISEN Center Rice University Houston, Texas, USA palem@cs.rice.edu

More information

Administrative Stuff

Administrative Stuff EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN

More information

Sorting Network Development Using Cellular Automata

Sorting Network Development Using Cellular Automata Sorting Network Development Using Cellular Automata Michal Bidlo, Zdenek Vasicek, and Karel Slany Brno University of Technology, Faculty of Information Technology Božetěchova 2, 61266 Brno, Czech republic

More information

6.045: Automata, Computability, and Complexity (GITCS) Class 17 Nancy Lynch

6.045: Automata, Computability, and Complexity (GITCS) Class 17 Nancy Lynch 6.045: Automata, Computability, and Complexity (GITCS) Class 17 Nancy Lynch Today Probabilistic Turing Machines and Probabilistic Time Complexity Classes Now add a new capability to standard TMs: random

More information

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions Lecture Slides Intro Number Systems Logic Functions EE 0 in Context EE 0 EE 20L Logic Design Fundamentals Logic Design, CAD Tools, Lab tools, Project EE 357 EE 457 Computer Architecture Using the logic

More information

KEYWORDS: Multiple Valued Logic (MVL), Residue Number System (RNS), Quinary Logic (Q uin), Quinary Full Adder, QFA, Quinary Half Adder, QHA.

KEYWORDS: Multiple Valued Logic (MVL), Residue Number System (RNS), Quinary Logic (Q uin), Quinary Full Adder, QFA, Quinary Half Adder, QHA. GLOBAL JOURNAL OF ADVANCED ENGINEERING TECHNOLOGIES AND SCIENCES DESIGN OF A QUINARY TO RESIDUE NUMBER SYSTEM CONVERTER USING MULTI-LEVELS OF CONVERSION Hassan Amin Osseily Electrical and Electronics Department,

More information

DELAY EFFICIENT BINARY ADDERS IN QCA K. Ayyanna 1, Syed Younus Basha 2, P. Vasanthi 3, A. Sreenivasulu 4

DELAY EFFICIENT BINARY ADDERS IN QCA K. Ayyanna 1, Syed Younus Basha 2, P. Vasanthi 3, A. Sreenivasulu 4 DELAY EFFICIENT BINARY ADDERS IN QCA K. Ayyanna 1, Syed Younus Basha 2, P. Vasanthi 3, A. Sreenivasulu 4 1 Assistant Professor, Department of ECE, Brindavan Institute of Technology & Science, A.P, India

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!

More information

Construction of a reconfigurable dynamic logic cell

Construction of a reconfigurable dynamic logic cell PRAMANA c Indian Academy of Sciences Vol. 64, No. 3 journal of March 2005 physics pp. 433 441 Construction of a reconfigurable dynamic logic cell K MURALI 1, SUDESHNA SINHA 2 and WILLIAM L DITTO 3 1 Department

More information

Theory of Computation. Theory of Computation

Theory of Computation. Theory of Computation Theory of Computation Theory of Computation What is possible to compute? We can prove that there are some problems computers cannot solve There are some problems computers can theoretically solve, but

More information

Artificial Neural Network and Fuzzy Logic

Artificial Neural Network and Fuzzy Logic Artificial Neural Network and Fuzzy Logic 1 Syllabus 2 Syllabus 3 Books 1. Artificial Neural Networks by B. Yagnanarayan, PHI - (Cover Topologies part of unit 1 and All part of Unit 2) 2. Neural Networks

More information

A Digit-Serial Systolic Multiplier for Finite Fields GF(2 m )

A Digit-Serial Systolic Multiplier for Finite Fields GF(2 m ) A Digit-Serial Systolic Multiplier for Finite Fields GF( m ) Chang Hoon Kim, Sang Duk Han, and Chun Pyo Hong Department of Computer and Information Engineering Taegu University 5 Naeri, Jinryang, Kyungsan,

More information

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1 E40M Binary Numbers M. Horowitz, J. Plummer, R. Howe 1 Reading Chapter 5 in the reader A&L 5.6 M. Horowitz, J. Plummer, R. Howe 2 Useless Box Lab Project #2 Adding a computer to the Useless Box alows us

More information

Partial inconsistency and vector semantics: sampling, animation, and program learning

Partial inconsistency and vector semantics: sampling, animation, and program learning Partial inconsistency and vector semantics: sampling, animation, and program learning Michael Bukatin Nokia Corporation, Cambridge, MA Joint work with Ralph Kopperman and Steve Matthews - - - 29th Summer

More information

Introduction to Side Channel Analysis. Elisabeth Oswald University of Bristol

Introduction to Side Channel Analysis. Elisabeth Oswald University of Bristol Introduction to Side Channel Analysis Elisabeth Oswald University of Bristol Outline Part 1: SCA overview & leakage Part 2: SCA attacks & exploiting leakage and very briefly Part 3: Countermeasures Part

More information

A Quantum Computing Approach to the Verification and Validation of Complex Cyber-Physical Systems

A Quantum Computing Approach to the Verification and Validation of Complex Cyber-Physical Systems A Quantum Computing Approach to the Verification and Validation of Complex Cyber-Physical Systems Achieving Quality and Cost Control in the Development of Enormous Systems Safe and Secure Systems and Software

More information

PERFORMANCE METRICS. Mahdi Nazm Bojnordi. CS/ECE 6810: Computer Architecture. Assistant Professor School of Computing University of Utah

PERFORMANCE METRICS. Mahdi Nazm Bojnordi. CS/ECE 6810: Computer Architecture. Assistant Professor School of Computing University of Utah PERFORMANCE METRICS Mahdi Nazm Bojnordi Assistant Professor School of Computing University of Utah CS/ECE 6810: Computer Architecture Overview Announcement Jan. 17 th : Homework 1 release (due on Jan.

More information

Test Pattern Generator for Built-in Self-Test using Spectral Methods

Test Pattern Generator for Built-in Self-Test using Spectral Methods Test Pattern Generator for Built-in Self-Test using Spectral Methods Alok S. Doshi and Anand S. Mudlapur Auburn University 2 Dept. of Electrical and Computer Engineering, Auburn, AL, USA doshias,anand@auburn.edu

More information

Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors.

Testability. Shaahin Hessabi. Sharif University of Technology. Adapted from the presentation prepared by book authors. Testability Lecture 6: Logic Simulation Shaahin Hessabi Department of Computer Engineering Sharif University of Technology Adapted from the presentation prepared by book authors Slide 1 of 27 Outline What

More information

The Perceptron. Volker Tresp Summer 2014

The Perceptron. Volker Tresp Summer 2014 The Perceptron Volker Tresp Summer 2014 1 Introduction One of the first serious learning machines Most important elements in learning tasks Collection and preprocessing of training data Definition of a

More information

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

! Charge Leakage/Charge Sharing.  Domino Logic Design Considerations. ! Logic Comparisons. ! Memory.  Classification.  ROM Memories. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification

More information

The Synthesis of Robust Polynomial Arithmetic with Stochastic Logic

The Synthesis of Robust Polynomial Arithmetic with Stochastic Logic The Synthesis of Robust Polynomial Arithmetic with Stochastic Logic Weikang Qian and Marc D. Riedel Department of Electrical and Computer Engineering University of Minnesota, Twin Cities {qianx030, mriedel}@umn.edu

More information

Kirk Pruhs. Green Computing Algorithmics. Talk 1: Energy Efficient Circuit Design ADFOCS 2015

Kirk Pruhs. Green Computing Algorithmics. Talk 1: Energy Efficient Circuit Design ADFOCS 2015 Kirk Pruhs Green Computing Algorithmics Talk 1: Energy Efficient Circuit Design ADFOCS 2015 Motivation: Moore s Gap Moore s Law: Transistor density doubles every 18-24 months. Computer performance has

More information

- Why aren t there more quantum algorithms? - Quantum Programming Languages. By : Amanda Cieslak and Ahmana Tarin

- Why aren t there more quantum algorithms? - Quantum Programming Languages. By : Amanda Cieslak and Ahmana Tarin - Why aren t there more quantum algorithms? - Quantum Programming Languages By : Amanda Cieslak and Ahmana Tarin Why aren t there more quantum algorithms? there are only a few problems for which quantum

More information

Implementation of Boolean Logic by Digital Circuits

Implementation of Boolean Logic by Digital Circuits Implementation of Boolean Logic by Digital Circuits We now consider the use of electronic circuits to implement Boolean functions and arithmetic functions that can be derived from these Boolean functions.

More information

Tradeoff between Reliability and Power Management

Tradeoff between Reliability and Power Management Tradeoff between Reliability and Power Management 9/1/2005 FORGE Lee, Kyoungwoo Contents 1. Overview of relationship between reliability and power management 2. Dakai Zhu, Rami Melhem and Daniel Moss e,

More information