STOCHASTIC LOGIC Architectures for postcmos switches

 Mildred Crawford
 10 months ago
 Views:
Transcription
1 STOCHASTIC LOGIC Architectures for postcmos switches David S. Ricketts Electrical & Computer Carnegie Mellon University Jehoshua (Shuki) Bruck Engineering Electrical Engineering California Institute of Technology
2 Random at the Nanoscale Statistical Variation Probabilistic Stochastic ti.
3 Statistical Variation Random Dopant Fluctuations SiO 2 Gate wl M p1 M p2 Source Drain A. Brown et al., IEEE Trans. Nanotechnology, p. 195, M s1 M n1 M n2 M s2 Line Edge Roughness we data M mux Column mux M wr we data 1µm K. Shepard, U. Columbia Gate Oxide Variation At nanoscale, nothing is deterministic Year L eff 3σ T ox 3σ V T 3σ W 3σ H 3σ ρ 3σ 90 nm 47% 16% 13% 33% 36% 33% Momose et al, IEEE Trans. Electron Devices, 45(3), 1998 BOX Devices Wires [Sani Nassif, Proc. IEEE CICC, May 2001]
4 Probabilistic Random events during operation, dice are rolled continuously Example: Probabilistic bili CMOS (PCMOS), K. V. Palem, Rice Univ, et. al. VLSISoC: Research Trends in VLSI and Systems on Chip, Springer Boston,
5 Probabilistic (2) Markov Random Field (MRF) Logic, A. Zaslavsky, Brown Univ. Nepal, et. al. Designing Logic Circuits for Probabilistic Computation in the Presence of Noise RAZOR, T. Austin, T. Mudge, Univ Michigan D. Ernst, et. al., Razor: A LowPower Pipeline Based on CircuitLevel Timing Speculation
6 Stochastic Logic Goal: Leverage random fluctuations of nanoscale switches to build a new paradigm in logic/computation. Random events during operation, dice are rolled continuously We don t look to fix randomness, but rather exploit it. We are investigating architectures/logic families that are based on stochastic logic using stochastic switches. We leverage the inherent random state of certain nanoscale devices.
7 Switch: Bistable Elements Basic idea of a switch * is a bistable element Transition between states t can be external, i.e. input, or internal, e.g. thermal energy. In nature, many physical systems have two stable, or metastable states with an energy barrier between them. Transitions occur randomly due to the thermal energy of the system Energy Barrier 0 1
8 Switch: Bistable Elements (2) Transition between states can be calculated from the barrier height and the thermal energy of the system ~ kt. Energy Barrier P exp E k T B E R 1/ exp flip f0 kt B E 0 1
9 Switch: Bistable Elements (3) Probability of state determined by symmetry of potential well Energy Barrier P exp E E 1 E 2 kbt 0 1
10 Example #1 Rotaxane Molecule Used for dense memory cross bar arrays Switching/relaxation R CHEMPHYSCHEM 2002, 3, kt B G exp h RT : s days Eyring equation Phil. Trans. R. Soc. A (2007) 365,
11 Example #2 Data storage (disk drive) bit E KuV V 1 FePt Nanoparticle arrays E K V Low Moderate V 2 High V 3 < V 2 < V 1 V 3 20 nm d d nm nm S. Sun, C. Murray, D. Weller, L. Folks, A. Moser, Science, 287, pp %) Magnetization ( 1 Stored Data Magnetization Decay V 3 V 2 Data Lost V minute 1 year 10 years Log Time (s)
12 Stochastic Logic (J. Bruck) Shannon s work focused on deterministic switching circuits, circuits where each switch is associated with a Boolean variable defining whether the switch is closed. We instead focus on stochastic switching circuits, circuits where each pswitch is associated with a Bernoulli random variable defining the (independent) probability that the pswitch is closed. D. Wilhelm and J. Bruck, Stochastic switching circuit synthesis, IEEE Int.Sym. on Inf. Theory, Toronto, Deterministic switch Deterministic switch Switches are ON or OFF with a known probability (not necessarily 50%) We construct global probabilities based upon a logical connection of probabilistic switches (Pswitch) and deterministic i ti switches.
13 Stochastic Logic (2) Series/Parallel Pswitches
14 Stochastic Logic (3) Examples: Series/Parallel Pswitches 75% 37.5% 43.8% 1) Let circuit C1 be the singlepswitch circuit. 2) For bit Fi, i = 2 to n, let circuit Ci be: a) If Fi = 0, C1 in series with Ci 1, or b) If Fi = 1, C1 in parallel with Ci
15 Stochastic Logic: Universal Probability Generator Generating a deterministic input to desired probabilistic states Could generate 2 n individual id probability generators and select one Inefficient exponential increase in switch count. Need an algorithm that creates the desired probabilities with the minimum hardware Need universal Pswitch network synthesizer
16 Universal Probability Generator Recursive architecture generates a minimal sized probability generator using 4n2 switches
17 Universal Probability Generator (2) Example
18 Stochastic Logic Summary Goal: Leverage random fluctuations of nanoscale switches to build a new paradigm in logic/computation. Utilize thermal energy of nanoscale switches to generate switches that open/close randomly Probability of open/close is determined by energy states, i.e. double well geometry. Build stochastic ti switches Pswitches from these random devices. Are able to synthesize arbitrary probabilities given a known, but not designed, probability. Universal Probability Generator allows for minimal designs of arbitrary deterministic to probability logic networks.
19 An Application Example 1 Million RF temperature sensors distributed uniformly over Indiana, powered by solar energy scavenging circuits that operate sensors for 15 min per 24 hour period
20 An Application Example (2) How to ensure temperature readings throughout the state 24 hours a day? Need 1/100 of sensors on at all times. Need sensors that are on to be even distributed, so that no area is missed. What is the overhead of organization? Of communication? Build each sensor with a 1/100 probability bilit of being turned ON. Sensor network will inherently provide even coverage and time/energy organization. What if 15 min varied by weather, by adjusting random wakeup, energy adaptive networks could be implemented.
21 Outlook Applications General probability generators Energy/distribution management Stochastic computation in eoltionar evolutionary systems, sstemseg e.g. Stochastic switching as a survival strategy in fluctuating environments, Nature Genetics Efficient implementation of Pswithces at the nanoscale Development of more complex synthesis and computation theory/ algorithms.
22 QUESTIONS
Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3
Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 Basic Logic Gates XOR CMPE12 Summer 2009 022 Truth Table The most basic representation of a logic function Lists the output for all possible
More informationDigital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.
CS211 Computer Architecture Digital Logic l Topics l Transistors (Design & Types) l Logic Gates l Combinational Circuits l KMaps Figures & Tables borrowed from:! http://www.allaboutcircuits.com/vol_4/index.html!
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationSTUDY AND IMPLEMENTATION OF MUX BASED FPGA IN QCA TECHNOLOGY
STUDY AND IMPLEMENTATION OF MUX BASED FPGA IN QCA TECHNOLOGY E.N.Ganesh 1 / V.Krishnan 2 1. Professor, Rajalakshmi Engineering College 2. UG Student, Rajalakshmi Engineering College ABSTRACT This paper
More informationOn the Reliable Performance of Sequential Adders for Soft Computing
On the Reliable Performance of Sequential Adders for Soft Computing Jinghang Liang ECE Department University of Alberta Edmonton, Canada jinghang@ualberta.ca Jie Han ECE Department University of Alberta
More informationMemory, Latches, & Registers
Memory, Latches, & Registers 1) Structured Logic Arrays 2) Memory Arrays 3) Transparent Latches 4) How to save a few bucks at toll booths 5) Edgetriggered Registers L13 Memory 1 General Table Lookup Synthesis
More informationSynthetic and Natural Analog Computation in Living Cells
Synthetic and Natural Analog Computation in Living Cells Rahul Sarpeshkar Analog Circuits and Biological Systems Group http://www.rle.mit.edu/acbs/ Bits to Biology, CBA May 1st 2014 ANALOG 1. Compute on
More informationFloating Point Representation and Digital Logic. Lecture 11 CS301
Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8
More informationCMPE12  Notes chapter 1. Digital Logic. (Textbook Chapter 3)
CMPE12  Notes chapter 1 Digital Logic (Textbook Chapter 3) Transistor: Building Block of Computers Microprocessors contain TONS of transistors Intel Montecito (2005): 1.72 billion Intel Pentium 4 (2000):
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationIntroduction to Computer Engineering. CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison
Introduction to Computer Engineering CS/ECE 252, Fall 2012 Prof. Guri Sohi Computer Sciences Department University of Wisconsin Madison Chapter 3 Digital Logic Structures Slides based on set prepared by
More informationLecture 24. CMOS Logic Gates and Digital VLSI II
ecture 24 CMOS ogic Gates and Digital VSI II In this lecture you will learn: Static CMOS ogic Gates FET Scaling CMOS Memory, SRM and DRM CMOS atches, and Registers (FlipFlops) Clocked CMOS CCDs CMOS ogic:
More informationA Novel Design for Quantumdot Cellular Automata Cells and Full Adders
A Novel Design for Quantumdot Cellular Automata Cells and Full Adders Mostafa Rahimi Azghadi *, O. Kavehei, K. Navi Department of Electrical and Computer Engineering, Shahid Beheshti University, Tehran,
More informationIntroduction to magnetic recording + recording materials
Introduction to magnetic recording + recording materials Laurent Ranno Institut Néel, Nanoscience Dept, CNRSUJF, Grenoble, France I will give two lectures about magnetic recording. In the first one, I
More informationLecture 15: Scaling & Economics
Lecture 15: Scaling & Economics Outline Scaling Transistors Interconnect Future Challenges Economics 2 Moore s Law Recall that Moore s Law has been driving CMOS [Moore65] Corollary: clock speeds have improved
More informationLecture 6: Logical Effort
Lecture 6: Logical Effort Outline Logical Effort Delay in a Logic Gate Multistage Logic Networks Choosing the Best Number of Stages Example Summary Introduction Chip designers face a bewildering array
More informationQuantumdot cellular automata
Quantumdot cellular automata G. L. Snider, a) A. O. Orlov, I. Amlani, X. Zuo, G. H. Bernstein, C. S. Lent, J. L. Merz, and W. Porod Department of Electrical Engineering, University of Notre Dame, Notre
More informationGMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationAn Overview of Spinbased Integrated Circuits
ASPDAC 2014 An Overview of Spinbased Integrated Circuits Wang Kang, Weisheng Zhao, Zhaohao Wang, JacquesOlivier Klein, Yue Zhang, Djaafar Chabi, Youguang Zhang, Dafiné Ravelosona, and Claude Chappert
More informationPrime Clocks. Michael Stephen Fiske. 10th GI Conference on Autonomous Systems October 23, AEMEA Institute. San Francisco, California
Prime Clocks Michael Stephen Fiske 10th GI Conference on Autonomous Systems October 23, 2017 AEMEA Institute San Francisco, California Motivation for Prime Clocks The mindset of mainstream computer science
More informationStochastic Computational Models for Accurate Reliability Evaluation of Logic Circuits
Stochastic Computational Models for Accurate Evaluation of Logic Circuits Hao Chen and Jie Han Department of Electrical and Computer Engineering, University of Alberta Edmonton, Alberta, Canada T6G 2V4
More informationEE141 Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
 Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floatinggate transistor
More informationEECS150  Digital Design Lecture 26  Faults and Error Correction. Types of Faults in Digital Designs
EECS150  Digital Design Lecture 26  Faults and Error Correction April 25, 2013 John Wawrzynek 1 Types of Faults in Digital Designs Design Bugs (function, timing, power draw) detected and corrected at
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access NonRandom Access EPROM E 2 PROM MaskProgrammed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationLecture Notes 2 ChargeCoupled Devices (CCDs) Part I. Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis
Lecture Notes 2 ChargeCoupled Devices (CCDs) Part I Basic CCD Operation CCD Image Sensor Architectures Static and Dynamic Analysis Charge Well Capacity Buried channel CCD Transfer Efficiency Readout Speed
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationNoise Modeling and Capacity Analysis for NAND Flash Memories
Noise Modeling and Capacity Analysis for NAND Flash Memories Qing Li, Anxiao (Andrew) Jiang, and Erich F. Haratsch Flash Components Division, LSI Corporation, San Jose, CA, 95131 Computer Sci. and Eng.
More informationIMPLEMENTATION OF PROGRAMMABLE LOGIC DEVICES IN QUANTUM CELLULAR AUTOMATA TECHNOLOGY
IMPLEMENTATION OF PROGRAMMABLE LOGIC DEVICES IN QUANTUM CELLULAR AUTOMATA TECHNOLOGY Dr.E.N.Ganesh Professor ECE Department REC Chennai, INDIA Email : enganesh50@yahoo.co.in Abstract Quantum cellular automata
More informationCMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 17: Dynamic Sequential Circuits And Timing Issues [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan,
More informationTwo Bit Arithmetic Logic Unit (ALU) in QCA Namit Gupta 1, K.K. Choudhary 2 and Sumant Katiyal 3 1
Two Bit Arithmetic Logic Unit (ALU) in QCA Namit Gupta 1, K.K. Choudhary 2 and Sumant Katiyal 3 1 Department of Electronics, SVITS, Baroli, Sanwer Road, Indore, India namitg@hotmail.com 2 Department of
More informationDESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES
DESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES Sudhir Dakey Faculty,Department of E.C.E., MVSR Engineering College Abstract The goal of VLSI has remained unchanged since many years
More informationNeuromorphic architectures: challenges and opportunites in the years to come
Neuromorphic architectures: challenges and opportunites in the years to come Andreas G. Andreou andreou@jhu.edu Electrical and Computer Engineering Center for Language and Speech Processing Johns Hopkins
More informationDigital Electronics Final Examination. Part A
Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
27.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 27.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationThe Synthesis of Complex Arithmetic Computation on Stochastic Bit Streams Using Sequential Logic
The Synthesis of Complex Arithmetic Computation on Stochastic Bit Streams Using Sequential Logic Peng Li, David J. Lilja, Weikang Qian, Kia Bazargan, and Marc Riedel Department of Electrical and Computer
More informationCS/COE0447: Computer Organization
Logic design? CS/COE0447: Computer Organization and Assembly Language Logic Design Review Digital hardware is implemented by way of logic design Digital circuits process and produce two discrete values:
More information1. Introduction : 1.2 New properties:
Nanodevices In Electronics Rakesh Kasaraneni(PID : 4672248) Department of Electrical Engineering EEL 5425 Introduction to Nanotechnology Florida International University Abstract : This paper describes
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationSwitches: basic element of physical implementations
Combinational logic Switches Basic logic and truth tables Logic functions Boolean algebra Proofs by rewriting and by perfect induction Winter 200 CSE370  II  Boolean Algebra Switches: basic element
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationCprE 281: Digital Logic
CprE 28: Digital Logic Instructor: Alexander Stoytchev http://www.ece.iastate.edu/~alexs/classes/ Decoders and Encoders CprE 28: Digital Logic Iowa State University, Ames, IA Copyright Alexander Stoytchev
More informationFault localization in reversible circuits is easier than for classical circuits
Fault localization in reversible circuits is easier than for classical circuits Kavitha Ramasamy, Radhika Tagare, Edward Perkins and Marek Perkowski Department of Electrical and Computer Engineering, Portland
More informationA NMLHDL Snake Clock Based QCA Architecture
International Journal of Scientific and Research Publications, Volume 4, Issue 2, February 2014 1 A NMLHDL Snake Clock Based QCA Architecture 1 Mr. M. B. Kachare, 2 Dr. P. H. Zope 1 ME I st (Dig. Electronics),
More informationCSCI 2570 Introduction to Nanocomputing
CSCI 2570 Introduction to Nanocomputing The Emergence of Nanotechnology John E Savage Purpose of the Course The end of Moore s Law is in sight. Researchers are now exploring replacements for standard methods
More informationEEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #3: Power Estimation, Interconnect, & Architecture Rajeevan Amirtharajah University of California, Davis Outline Announcements Review: PDP, EDP, Intersignal Correlations, Glitching, Top
More informationChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic Gates Mathematical methods that simplify binary logics or circuits rely primarily on Boolean algebra. Boolean algebra: a set of elements, a set of operators, and a
More informationNanostrukturphysik (Nanostructure Physics)
Nanostrukturphysik (Nanostructure Physics) Prof. Yong Lei & Dr. Yang Xu Fachgebiet 3DNanostrukturierung, Institut für Physik Contact: yong.lei@tuilmenau.de; yang.xu@tuilmenau.de Office: Unterpoerlitzer
More informationProgrammable Logic Devices
Programmable Logic Devices Mohammed Anvar P.K AP/ECE AlAmeen Engineering College PLDs Programmable Logic Devices (PLD) General purpose chip for implementing circuits Can be customized using programmable
More informationHigh Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
International Journal of Engineering Research and Development eissn: 2278067X, pissn: 2278800X, www.ijerd.com Volume 11, Issue 04 (April 2015), PP.7277 High Speed Time Efficient Reversible ALU Based
More informationDigital electronics form a class of circuitry where the ability of the electronics to process data is the primary focus.
Chapter 2 Digital Electronics Objectives 1. Understand the operation of basic digital electronic devices. 2. Understand how to describe circuits which can process digital data. 3. Understand how to design
More informationSpiral 21. Datapath Components: Counters Adders Design Example: Crosswalk Controller
2. piral 2 Datapath Components: Counters s Design Example: Crosswalk Controller 2.2 piral Content Mapping piral Theory Combinational Design equential Design ystem Level Design Implementation and Tools
More informationSingle StuckAt Fault Model Other Fault Models Redundancy and Untestable Faults Fault Equivalence and Fault Dominance Method of Boolean Difference
Single StuckAt Fault Model Other Fault Models Redundancy and Untestable Faults Fault Equivalence and Fault Dominance Method of Boolean Difference Copyright 1998 Elizabeth M. Rudnick 1 Modeling the effects
More informationNCU EE  DSP VLSI Design. TsungHan Tsai 1
NCU EE  DSP VLSI Design. TsungHan Tsai 1 Multiprocessor vs. Multicomputer architecture µp vs. DSP RISC vs. DSP RISC Reducedinstructionset Registertoregister operation Higher throughput by using
More informationLOGIC CIRCUITS. Basic Experiment and Design of Electronics
Basic Experiment and Design of Electronics LOGIC CIRCUITS Ho Kyung Kim, Ph.D. hokyung@pusan.ac.kr School of Mechanical Engineering Pusan National University Outline Combinational logic circuits Output
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationAdvanced Hardware Architecture for Soft Decoding ReedSolomon Codes
Advanced Hardware Architecture for Soft Decoding ReedSolomon Codes Stefan Scholl, Norbert Wehn Microelectronic Systems Design Research Group TU Kaiserslautern, Germany Overview Soft decoding decoding
More informationLecture 25. Semiconductor Memories. Issues in Memory
Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access NonRandom Access
More informationEmerging Interconnect Technologies for CMOS and beyondcmos Circuits
Emerging Interconnect Technologies for CMOS and beyondcmos Circuits SouChi Chang, Rouhollah M. Iraei Vachan Kumar, Ahmet Ceyhan and Azad Naeemi School of Electrical & Computer Engineering Georgia Institute
More informationPLA Minimization for Low Power VLSI Designs
PLA Minimization for Low Power VLSI Designs Sasan Iman, Massoud Pedram Department of Electrical Engineering  Systems University of Southern California Chiying Tsui Department of Electrical and Electronics
More informationVLSI Design I. Defect Mechanisms and Fault Models
VLSI Design I Defect Mechanisms and Fault Models He s dead Jim... Overview Defects Fault models Goal: You know the difference between design and fabrication defects. You know sources of defects and you
More informationHyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage
Hyperspherical Clustering and Sampling for Rare Event Analysis with Multiple Failure Region Coverage Wei Wu 1, Srinivas Bodapati 2, Lei He 1,3 1 Electrical Engineering Department, UCLA 2 Intel Corporation
More informationECE 497 JS Lecture  18 Impact of Scaling
ECE 497 JS Lecture  18 Impact of Scaling Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday April 8 th Speaker: Prof.
More informationComputers of the Future? Moore s Law Ending in 2018?
Computers of the Future? CS 221 Moore s Law Ending in 2018? Moore s Law: Processor speed / number transistors doubling approximately 18 months 1 Moore s Law Moore s Law Recent research predicts an end
More informationChapter 2 Boolean Algebra and Logic Gates
Chapter 2 Boolean Algebra and Logic Gates The most common postulates used to formulate various algebraic structures are: 1. Closure. N={1,2,3,4 }, for any a,b N we obtain a unique c N by the operation
More informationEE371  Advanced VLSI Circuit Design
EE371  Advanced VLSI Circuit Design Midterm Examination May 1999 Name: No. Points Score 1. 20 2. 24 3. 26 4. 20 TOTAL / 90 In recognition of and in the spirit of the Stanford University Honor Code, I
More informationROMBASED COMPUTATION: QUANTUM VERSUS CLASSICAL
arxiv:quantph/0109016v2 2 Jul 2002 ROMBASED COMPUTATION: QUANTUM VERSUS CLASSICAL B. C. Travaglione, M. A. Nielsen Centre for Quantum Computer Technology, University of Queensland St Lucia, Queensland,
More informationControl gates as building blocks for reversible computers
Control gates as building blocks for reversible computers A. De Vos 1, B. Desoete 2, F. Janiak 3, and A. Nogawski 3 1 Universiteit Gent and Imec v.z.w., B9000 Gent, Belgium 2 Universiteit Gent, B9000
More information9. Datapath Design. Jacob Abraham. Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017
9. Datapath Design Jacob Abraham Department of Electrical and Computer Engineering The University of Texas at Austin VLSI Design Fall 2017 October 2, 2017 ECE Department, University of Texas at Austin
More informationDigital Electronics Sequential Logic
/5/27 igital Electronics Sequential Logic r. I. J. Wassell Sequential Logic The logic circuits discussed previously are known as combinational, in that the output depends only on the condition of the latest
More informationFault Testing for Reversible Circuits
Fault Testing for Reversible Circuits arxiv:quantph/0404003v Apr 2004 Ketan N. Patel, John P. Hayes and Igor L. Markov University of Michigan, Ann Arbor 4809222 {knpatel,jhayes,imarkov}@eecs.umich.edu
More informationSemiconductor Memory Classification
Semiconductor Memory Classification ReadWrite Memory NonVolatile ReadWrite Memory ReadOnly Memory Random Access NonRandom Access EPROM E 2 PROM MaskProgrammed Programmable (PROM) SRAM FIFO FLASH
More informationDesign of Multiplexer Based 64Bit SRAM using QCA
AUSTRALIAN JOURNAL OF BASIC AND APPLIED SCIENCES ISSN:19918178 EISSN: 23098414 Journal home page: www.ajbasweb.com Design of Multiplexer Based 64Bit SRAM using QCA 1 K. Pandiammal and 2 D. Meganathan
More informationNanoimprint Lithography
Nanoimprint Lithography Wei Wu Quantum Science Research Advanced Studies HP Labs, HewlettPackard Email: wei.wu@hp.com Outline Background Nanoimprint lithography Thermal based UVbased Applications based
More informationMoore s Law Forever?
NCN Nanotechnology 101 Series Moore s Law Forever? Mark Lundstrom Purdue University Network for Computational Nanotechnology West Lafayette, IN USA NCN 1) Background 2) Transistors 3) CMOS 4) Beyond CMOS
More informationExtremely small differential nonlinearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential nonlinearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. TsuJae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. MadianVLSI Contents Delay estimation Simple RC model PenfieldRubenstein Model Logical effort Delay
More informationOnline Testable Reversible Circuits using reversible gate
Online Testable Reversible Circuits using reversible gate 1Pooja Rawat, 2Vishal Ramola, 1M.Tech. Student (final year), 2Assist. Prof. 12VLSI Design Department 12Faculty of Technology, University Campus,
More informationUMBC. At the system level, DFT includes boundary scan and analog test bus. The DFT techniques discussed focus on improving testability of SAFs.
Overview Design for testability(dft) makes it possible to: Assure the detection of all faults in a circuit. Reduce the cost and time associated with test development. Reduce the execution time of performing
More information6. Finite State Machines
6. Finite State Machines 6.4x Computation Structures Part Digital Circuits Copyright 25 MIT EECS 6.4 Computation Structures L6: Finite State Machines, Slide # Our New Machine Clock State Registers k Current
More informationEECS 579: Logic and Fault Simulation. Simulation
EECS 579: Logic and Fault Simulation Simulation: Use of computer software models to verify correctness Fault Simulation: Use of simulation for fault analysis and ATPG Circuit description Input data for
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The twoinverter loop X Y X
More informationImplementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
V. G. Santhi Swaroop et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Implementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
More informationVLSI. Faculty. Srikanth
J.B. Institute of Engineering & Technology Department of CSE COURSE FILE VLSI Faculty Srikanth J.B. Institute of Engineering & Technology Department of CSE SYLLABUS Subject Name: VLSI Subject Code: VLSI
More informationStochastic Processes
Stochastic Processes Stochastic Process Non Formal Definition: Non formal: A stochastic process (random process) is the opposite of a deterministic process such as one defined by a differential equation.
More informationDesign for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
More informationDKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction
DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction Saraju P. Mohanty Dept of Computer Science and Engineering University of North Texas smohanty@cs.unt.edu http://www.cs.unt.edu/~smohanty/
More informationDesign and Analysis of Comparator Using Different Logic Style of Full Adder
RESEARCH ARTICLE OPEN ACCESS Design and Analysis of Comparator Using Different Logic Style of Full Adder K. Rajasekhar**, P. Sowjanya*, V. Umakiranmai*, R. Harish*, M. Krishna* (** Assistant Professor,
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationProbabilistic CMOS Technology: A Survey and Future Directions
Probabilistic CMOS Technology: A Survey and Future Directions Bilge E. S. Akgul, Lakshmi N. Chakrapani, Pinar Korkmaz and Krishna V. Palem Center for Research on Embedded Systems and Technology School
More informationSTATISTICAL FAULT SIMULATION.
STATISTICAL FAULT SIMULATION. JINS DAVIS ALEXANDER, GRADUATE STUDENT, AUBURN UNIVERSITY. ABSTRACT: Fault simulation is used for the development or evaluation of manufacturing tests. However with the increase
More informationSRAM supply voltage scaling: a reliability perspective
SRAM supply voltage scaling: a reliability perspective Abstract SRAM leakage power is a significant fraction of the total power consumption on a chip. Traditional SRAM supply voltage scaling reduces the
More informationDESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT Rakshith Saligram 1
More informationConference on Advances in Communication and Control Systems 2013 (CAC2S 2013)
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) VLSI IMPLEMENTATION OF OPTIMIZED REVERSIBLE BCD ADDER Ruchi Gupta 1 (Assistant Professor, JPIET, MEERUT), Shivangi Tyagi 2
More informationDesign of an Online Testable Ternary Circuit from the Truth Table
Design of an Online Testable Ternary Circuit from the Truth Table N. M. Nayeem and J. E. Rice Dept. of Math & Computer Science University of Lethbridge, Lethbridge, Canada {noor.nayeem,j.rice}@uleth.ca
More informationUNIVERSITY OF WISCONSIN MADISON
CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING UNIVERSITY OF WISCONSIN MADISON Prof. Gurindar Sohi TAs: Minsub Shin, Lisa Ossian, Sujith Surendran Midterm Examination 2 In Class (50 minutes) Friday,
More informationFIXED WIDTH BOOTH MULTIPLIER BASED ON PEB CIRCUIT
FIXED WIDTH BOOTH MULTIPLIER BASED ON PEB CIRCUIT Dr. V.Vidya Devi 1, GuruKumar.Lokku 2, A.Natarajan 3 1 Professor, Department of ECE, A. M.S. Engineering college, T.N., India vidyapeace@gmail.com 2 VLSI
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 21: Shifters, Decoders, Muxes
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 21: Shifters, Decoders, Muxes [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11 CMPEN
More information